References
[1]. Allan, A., Edenfeld, D., Joyner, W. H., Kahng, A. B.,
Rodgers, M., & Zorian, Y. (2002). 2001 technology
roadmap for semiconductors. Computer, 35(1), 42-53.
[2]. Biswas, K., Sarkar, A., & Sarkar, C. K. (2016). Impact of
Fin width scaling on RF/Analog performance of
junctionless accumulation-mode bulk FinFET. ACM
Journal on Emerging Technologies in Computing Systems
(JETC), 12(4), 1-12.
[3]. Chevillon, N., Sallese, J. M., Lallement, C.,
Prégaldiny, F., Madec, M., Sedlmeir, J., & Aghassi, J.
(2012). Generalization of the concept of equivalent
thickness and capacitance to multigate MOSFETs
modeling. IEEE Transactions on Electron Devices, 59(1),
60-71.
[4]. Chindalore, G., Hareland, S. A., Jallepalli, S. A.,
Tasch, A. F., Maziar, C. M., Chia, V. K. F., & Smith, S. (1997).
Experimental determination of threshold voltage shifts
due to quantum mechanical effects in MOS electron and
hole inversion layers. IEEE Electron Device Letters, 18(5),
206-208.
[5]. Datta, S. (2005). Quantum Transport: Atom to
Transistor. Cambridge University Press.
[6]. Elthakeb, A. T., Elhamid, H. A., & Ismail, Y. (2015).
Scaling of TG-FinFETs: 3-D Monte Carlo Simulations in the Ballistic and Quasi-Ballistic Regimes. IEEE Transactions on
Electron Devices, 62(6), 1796-1802.
[7]. Feijoo, P. C., Kauerauf, T., Toledano-Luque, M., Togo,
M., San Andrés, E., & Groeseneken, G. (2012). Time-dependent
dielectric breakdown on subnanometer EOT
nMOS FinFETs. IEEE Transactions on Device and Materials
Reliability, 12(1), 166-170.
[8]. Ferain, I., Colinge, C. A., & Colinge, J. P. (2011).
Multigate transistors as the future of classical
metal–oxide–semiconductor field-effect transistors.
Nature, 479(7373), 310-317.
[9]. Gaynor, B. D., & Hassoun, S. (2014). Fin shape impact
on FinFET leakage with application to multithreshold and
ultralow-leakage FinFET design. IEEE Transactions on
Electron Devices, 61(8), 2738-2744.
[10]. Iyengar, V. V., Kottantharayil, A., Tranjan, F. M.,
Jurczak, M., & De Meyer, K. (2007). Extraction of the top
and sidewall mobility in FinFETs and the impact of finpatterning
processes and gate dielectrics on mobility.
IEEE Transactions on Electron Devices, 54(5), 1177-1184.
[11]. Kumar, U. S., & Rao, V. R. (2016). A thermal-aware
device design considerations for nanoscale SOI and bulk
FinFETs. IEEE Transactions on Electron Devices, 63(1), 280-
287.
[12]. Lee, C. W., Yu, C. G., Park, J. T., & Colinge, J. P. (2007).
Device design guidelines for nano-scale MuGFETs. Solid-
State Electronics, 51(3), 505-510.
[13]. Lin, S., Li, S., Shen, L., Ju, J., & Yu, S. (2017, March).
Analysis and modeling of self-heating effect in bulk FinFET.
In Semiconductor Technology International Conference
(CSTIC) (pp. 1-2). IEEE.
[14]. Mangesh, S., Chopra, P. K., & Saini, K. K. (2017,
March). Quantum effect in Nanoscale SOI FINFET device
structure: A simulation study. In Devices for Integrated
Circuit (DevIC), 2017 (pp. 795-798). IEEE.
[15]. Matsukawa, T., Nakagawa, T., Endo, K., Liu, Y.,
Sekigawa, T., Tsukada, J., ... & Koike, H. (2009). Metalgate
FinFET variation analysis by measurement and
compact model. IEEE Electron Device Letters, 30(5), 556-
558.
[16]. Nagy, D., Elmessary, M. A., Aldegunde, M., Valin, R.,
Martinez, A., Lindberg, J., ... & Kalna, K. (2015). 3-D finite
element Monte Carlo simulations of scaled Si SOI FinFET
with different cross sections. IEEE Trans. Nanotechnol.,
14(1), 93-102.
[17]. Nam, H., & Shin, C. (2014). Impact of current flow
shape in tapered (versus rectangular) FinFET on threshold
voltage variation induced by work-function variation. IEEE
Transactions on Electron Devices, 61(6), 2007-2011.
[18]. Pal, P. K., Kaushik, B. K., & Dasgupta, S. (2015).
Asymmetric dual-spacer trigate FinFET device-circuit
codesign and its variability analysis. IEEE Transactions on
Electron Devices, 62(4), 1105-1112.
[19]. Poiroux, T., Vinet, M., Faynot, O., Widiez, J., Lolivier,
J., Ernst, T., ... & Deleonibus, S. (2005). Multiple gate
devices: Advantages and challenges. Microelectronic
Engineering, 80, 378-385.
[20]. Roldan, J. B., Godoy, A., Gamiz, F., & Balaguer, M. (2008). Modeling the centroid and the inversion charge in
cylindrical surrounding gate MOSFETs, including quantum
effects. IEEE Transactions on Electron Devices, 55(1), 411-
416.
[21]. Sachid, A. B., Huang, Y. M., Chen, Y. J., Chen, C. C.,
Lu, D. D., Chen, M. C., & Hu, C. (2017). FinFET with
encased air-gap spacers for high-performance and lowenergy
circuits. IEEE Electron Device Letters, 38(1), 16-19.
[22]. Sun, X., Moroz, V., Damrongplasit, N., Shin, C., & Liu,
T. J. K. (2011). Variation study of the planar ground-plane
bulk MOSFET, SOI FinFET, and trigate bulk MOSFET designs.
IEEE Transactions on Electron Devices, 58(10), 3294-3299.
[23]. Venugopalan, S., Karim, M. A., Salahuddin, S.,
Niknejad, A. M., & Hu, C. C. (2013). Phenomenological
compact model for QM charge centroid in multigate
FETs. IEEE Transactions on Electron Devices, 60(4), 1480-
1484.
