References
[1]. Bhure, V. S., & Padole, D. (2012). Design of Cache
Controller for Multi-core Systems using Multilevel Scheduling
Method. In Emerging Trends in Engineering and
Technology (ICETET), 2012 Fifth International Conference
on (pp. 167-173). IEEE.
[2]. Cui, Q., Yang, S., Wang, X., Guo, Y., & Li, Z. (2012). Multi
Core with Individual L1 Cache and Shared L2 Cache.
EECS470 Final Project.
[3]. Hanumaiah, V., & Vrudhula, S. (2014). Energy-efficient
operation of multicore processors by DVFS, task migration,
and active cooling. IEEE Transactions on Computers, 63(2),
349-360.
[4]. Hidaka, H., Matsuda, Y., Asakura, M., & Fujishima, K.
(1990). The cache DRAM architecture: A DRAM with an onchip
cache memory. IEEE Micro, 10(2), 14-25.
[5]. Hwang, Y. S., & Chung, K. S. (2013). Dynamic power
management technique for multicore based embedded
mobile devices. IEEE Transactions on Industrial Informatics, 9(3), 1601-1612.
[6]. Kolhe, K. D., Gokhale, U. M., & Pendhari, D. (2014).
Design and Implementation of Cache Controller for Multi-
Core Systems Using Parallelization Method. International
Journal, 2(1), 102-106.
[7]. Molka, D., Hackenberg, D., Schone, R., & Muller, M. S.
(2009). Memory performance and cache coherency
effects on an intel nehalem multiprocessor system. In
Parallel Architectures and Compilation Techniques, 2009.
th PACT'09. 18 International Conference on (pp. 261-270).
IEEE.
[8]. Treibig, J., Hager, G., & Wellein, G. (2009). Multi-core
architectures: Complexities of performance prediction
and the impact of cache topology. Cornell University
Library, 18.
[9]. Wang, W., & Tian, Q. (n.d). Cache Coherence
Verification of a Multi-core Processor.
[10]. Yoon, M. K., Mohan, S., Choi, J., Kim, J. E., & Sha, L.
(2013). Secure Core: A multicore-based intrusion detection
architecture for real-time embedded systems. In Real-Time
and Embedded Technology and Applications Symposium
th (RTAS), 2013 IEEE 19 (pp. 21-32). IEEE.
