i-manager Publications

Design and Implementation of Cache Memory with FIFO Cache-Control

Anamika Upadhyay*, Vinay Sahu**, Sumit Kumar Roy***, Dharmendra Singh****

*-** UG Scholar, Department of Electronics and Telecommunication, Shri Shankaracharya Institute of Professional Management and Technology (SSIPMT), Raipur, Bhilai, India.

***-**** Assistant Professor, Department of Electronics and Telecommunication Engineering, Shri Shankaracharya Institute of Professional Management and Technology (SSIPMT), Raipur, Bhilai, India.

Periodicity:November - January'2018
DOI : https://doi.org/10.26634/jcs.7.1.13959

Abstract

In today's world, the multi-core processor is very popular and has huge applications in Digital Signal Processing, Networking, Embedded System, General Purpose Computers etc. As the single-core processor has its own limitations, and complexities because of a single core, a multi-core processor attracts many researchers to work for the improvements in time and power consumption of the system, as it contains multi independent central processing units. The cache coherence is one of the major issues of the multi-core processor and cache handling is more complicated. Hence, it is important to design a method, so that the cache memory can be handled. In this paper, authors have proposed a design to utilize the cache memory in an efficient manner in the supervision of cache controller and also for reducing the power consumption.

Keywords

Multicore Processor, Central Processing Unit, Digital Signal Processing, Cache Memory, Cache Controller

How to Cite this Article?

Upadhyay, A., Sahu, V., Roy, S. K., Singh, D. (2018). Design and Implementation of Cache Memory with FIFO Cache-Control. i-manager’s Journal on Communication Engineering and Systems, 7(1), 16-21. https://doi.org/10.26634/jcs.7.1.13959

References

[1]. Bhure, V. S., & Padole, D. (2012). Design of Cache Controller for Multi-core Systems using Multilevel Scheduling Method. In Emerging Trends in Engineering and Technology (ICETET), 2012 Fifth International Conference on (pp. 167-173). IEEE.

[2]. Cui, Q., Yang, S., Wang, X., Guo, Y., & Li, Z. (2012). Multi Core with Individual L1 Cache and Shared L2 Cache. EECS470 Final Project.

[3]. Hanumaiah, V., & Vrudhula, S. (2014). Energy-efficient operation of multicore processors by DVFS, task migration, and active cooling. IEEE Transactions on Computers, 63(2), 349-360.

[4]. Hidaka, H., Matsuda, Y., Asakura, M., & Fujishima, K. (1990). The cache DRAM architecture: A DRAM with an onchip cache memory. IEEE Micro, 10(2), 14-25.

[5]. Hwang, Y. S., & Chung, K. S. (2013). Dynamic power management technique for multicore based embedded mobile devices. IEEE Transactions on Industrial Informatics, 9(3), 1601-1612.

[6]. Kolhe, K. D., Gokhale, U. M., & Pendhari, D. (2014). Design and Implementation of Cache Controller for Multi- Core Systems Using Parallelization Method. International Journal, 2(1), 102-106.

[7]. Molka, D., Hackenberg, D., Schone, R., & Muller, M. S. (2009). Memory performance and cache coherency effects on an intel nehalem multiprocessor system. In Parallel Architectures and Compilation Techniques, 2009. th PACT'09. 18 International Conference on (pp. 261-270). IEEE.

[8]. Treibig, J., Hager, G., & Wellein, G. (2009). Multi-core architectures: Complexities of performance prediction and the impact of cache topology. Cornell University Library, 18.

[9]. Wang, W., & Tian, Q. (n.d). Cache Coherence Verification of a Multi-core Processor.

[10]. Yoon, M. K., Mohan, S., Choi, J., Kim, J. E., & Sha, L. (2013). Secure Core: A multicore-based intrusion detection architecture for real-time embedded systems. In Real-Time and Embedded Technology and Applications Symposium th (RTAS), 2013 IEEE 19 (pp. 21-32). IEEE.

If you have access to this article please login to view the article or kindly login to purchase the article

Single Article

	North Americas,UK, Middle East,Europe		India	Rest of world
	USD	EUR	INR	USD-ROW
Online	15	15

ADD TO CART

Options for accessing this content:

If you would like institutional access to this content, please recommend the title to your librarian.
If you already have i-manager's user account: Login above and proceed to purchase the article.
New Users: Please register, then proceed to purchase the article.