i-manager Publications

Design of 63 Level Optimal Novel Cascaded Multilevel Inverter With Reduced Number of Switches and THD

Bolla Madhusudan Reddy*, Y. V. Siva Reddy**, M. Vijaya Kumar***

* Research Scholar, Jawaharlal Nehru Technological University, Anantapur, Andhra Pradesh, India.

** Professor, Board of Studies Member, and Director of Research and Development, G. Pulla Reddy Engineering College, Kurnool, Andhra Pradesh, India.

*** Professor and Director of Admissions, Department of Electrical and Electronics Engineering, Jawaharlal Nehru Technological University, Anantapur, Andhra Pradesh, India.

Periodicity:September - November'2017
DOI : https://doi.org/10.26634/jcir.5.4.13941

Abstract

This paper proposed a high level novel cascaded multilevel inverter which has less number of switches and less number of sources. Generally, industries are used high level multilevel inverters for meeting large power demand. In order to get quality output voltage, authors required multilevel inverters than conventional inverters. In this paper, an authors proposed new structure of sub multilevel inverter with less number of switches and less number of DC sources. A high level novel cascaded multilevel inverter is proposed, which is cascaded combination of newly proposed sub multilevel inverters. Over all number of switches is less in proposed high level novel multilevel inverter. This novel high level cascaded multilevel inverter is implemented in symmetrical as well as asymmetrical forms. The optimal structure is possible with asymmetrical form which has fewer switches, less sources and less standing voltages than symmetrical form. The proposed topology is compared with respect to existing topology such as cascaded H bridge by considering number of components such as number of switches and IGBTs, etc. This proposed high level novel multilevel inverter is verified with computer simulation.

Keywords

Novel Cascaded Topology, Multilevel Inverter, Optimal Structure, Sub Multilevel Inverter, Induction Motor

How to Cite this Article?

Reddy, B. M., Reddy, Y. V. S., Kumar, M. V. (2017). Design of 63 Level Optimal Novel Cascaded Multilevel Inverter With Reduced Number of Switches and THD. i-manager’s Journal on Circuits and Systems, 5(4), 20-26. https://doi.org/10.26634/jcir.5.4.13941

References

[1]. Adam, G. P., Anaya-Lara, O., Burt, G. M., Telford, D., Williams, B. W., & McDonald, J. R. (2010). Modular multilevel inverter: Pulse width modulation and capacitor balancing technique. IET Power Electronics, 3(5), 702-715.

[2]. Babaei, E. (2008). A cascade multilevel converter topology with reduced number of switches. IEEE Transactions on Power Electronics, 23(6), 2657-2664.

[3]. Babaei, E., Hosseini, S. H., Gharehpetian, G. B., Haque, M. T., & Sabahi, M. (2007). Reduction of DC voltage sources and switches in asymmetrical multilevel converters using a novel topology. Electric Power Systems Research, 77(8), 1073-1085.

[4]. Babaei, E., & Moeinian, M. S. (2010). Asymmetric cascaded multilevel inverter with charge balance control of a low resolution symmetric subsystem. Energy Conversion and Management, 51(11), 2272-2278.

[5]. Boora, A. A., Nami, A., Zare, F., Ghosh, A., & Blaabjerg, F. (2010). Voltage-sharing converter to supply single-phase asymmetrical four-level diode-clamped inverter with high power factor loads. IEEE Transactions on Power Electronics, 25(10), 2507-2520.

[6]. Kim, J. H., Sul, S. K., & Enjeti, P. N. (2008). A carrier-based PWM method with optimal switching sequence for a multilevel four-leg voltage-source inverter. IEEE Transactions on Industry Applications, 44(4), 1239-1248.

[7]. Leon, J. I., Kouro, S., Vazquez, S., Portillo, R., Franquelo, L. G., Carrasco, J. M., & Rodriguez, J. (2011). Multidimensional modulation technique for cascaded multilevel converters. IEEE Transactions on Industrial Electronics, 58(2), 412-420.

[8]. Lee, C. K., Hui, S. R., & Chung, H. S. H. (2002). A 31-level cascade inverter for power applications. IEEE Transactions on Industrial Electronics, 49(3), 613-617.

[9]. Lesnicar, A., & Marquardt, R. (2003, June). An innovative modular multilevel converter topology suitable for a wide power range. In Power Tech Conference Proceedings, 2003 IEEE Bologna (Vol. 3, pp. 1-6). IEEE.

[10]. López, Ó., Alvarez, J., Doval-Gandoy, J., Freijedo, F. D., Nogueiras, A., Lago, A., & Penalver, C. M. (2008). Comparison of the FPGA implementation of two multilevel space vector PWM algorithms. IEEE Transactions on Industrial Electronics, 55(4), 1537-1547.

[11]. Manjrekar, M. D., & Lipo, T. A. (1998). A hybrid multilevel inverter topology for drive applications. In Applied Power Electronics Conference and Exposition, 1998. APEC'98. Conference Proceedings 1998., Thirteenth Annual (Vol. 2, pp. 523-529). IEEE.

[12]. Nabae, A., Takahashi, I., & Akagi, H. (1981). A new neutral-point-clamped PWM inverter. IEEE Transactions on Industry Applications, IA-17 (5), 518-523.

[13]. Reddy, D. Y. B. M., & Kumar, M. V. (2015). Design of novel cascaded multilevel inverter by series of sub multilevel inverters. IOSR Journal of Electrical and Electronics Engineering, 10(4), 25-30.

[14]. Rodriguez, J., Lai, J. S., & Peng, F. Z. (2002). Multilevel inverters: A survey of topologies, controls, and applications. IEEE Transactions on Industrial Electronics, 49(4), 724-738.

[15]. Rodriguez, J., Bernet, S., Steimer, P. K., & Lizama, I. E. (2010). A survey on neutral-point-clamped inverters. IEEE Transactions on Industrial Electronics, 57(7), 2219-2230.

[16]. Rufer, A., Veenstra, M., & Gopakumar, K. (1999). Asymmetric multilevel converter for high resolution voltage phasor generation. In Proc. EPE (pp. 1-10).

	North Americas,UK, Middle East,Europe		India	Rest of world
	USD	EUR	INR	USD-ROW
Pdf	35	35	200	20
Online	35	35	200	15
Pdf & Online	35	35	400	25

Design of 63 Level Optimal Novel Cascaded Multilevel Inverter With Reduced Number of Switches and THD

Abstract

Keywords

How to Cite this Article?

References

If you have access to this article please login to view the article or kindly login to purchase the article

Purchase Instant Access

Options for accessing this content: