i-manager Publications

A Power Efficient NMOS Based Full Adder Using PTL Logic

S. Iswariya*, M. Vilasini**

* Assistant Professor, Department of Electronics and Communication Engineering, St.Peters Engineering College, Hyderabad, India.

** Associate Professor, Department of Electronics and Communication Engineering, St.Peters Engineering College, Hyderabad, India.

Periodicity:September - November'2017
DOI : https://doi.org/10.26634/jcir.5.4.13940

Abstract

Power dissipation is an important parameter in VLSI circuits. Previously it was ignored due to low device density and low operating frequency. Due to the challenging issues on high packing density, high operating frequency and increase in portable consumer electronics, high heat dissipation occurs which damages the performance. The previous method using 1 bit full adder was not sufficient in handling high performance circuit. The proposed method reduces the power dissipation of a device and at the same time maintains an adequate throughput. For any processor, Full Adder is an important block for all processing and execution of mathematical models. By using Pass Transistor Logic (PTL) redundant transistors can be eliminated which in turn increases the speed and reduces the heat. The proposed method of including NMOS based PTL increases the performance of 1 bit and 8 bit full adder with more transistors in low area for an efficient power handling method. The results of the proposed work is compared with XOR existing method. The proposed full adder is efficient in terms of power, area.

Keywords

Full Adder, Pass Transistor Logic, XOR

How to Cite this Article?

Iswariya, S. and Raja, M. V. (2017). A Power Efficient NMOS Based Full Adder Using PTL Logic. i-manager’s Journal on Circuits and Systems, 5(4), 15-19. https://doi.org/10.26634/jcir.5.4.13940

References

[1]. Alioto, M., & Palumbo, G. (2002). Analysis and comparison on full adder block in submicron technology. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 10(6), 806-823.

[2]. Balali, M., Rezai, A., Balali, H., Rabiei, F., & Emadi, S. (2017). Towards coplanar quantum-dot cellular automata adders based on efficient three-input XOR gate. Results in Physics, 7, 1389-1395.

[3]. Dokania, V., & Islam, A. (2015). Circuit-level design technique to mitigate impact of process, voltage and temperature variations in complementary metal-oxide semiconductor full adder cells. IET Circuits, Devices & Systems, 9(3), 204-212.

[4]. Dokania, V., Verma, R., Guduri, M., & Islam, A. (2017). Design of 10T full adder cell for ultralow-power applications. Ain Shams Engineering Journal.

[5]. Guduri, M., & Islam, A. (2015, February). Design of hybrid full adder in deep subthreshold region for ultra low power applications. In Signal Processing and Integrated Networks (SPIN), 2015 2nd International Conference on (pp. 931-935). IEEE.

[6]. Jiang, Y., Al-Sheraidah, A., Wang, Y., Sha, E., & Chung, J. G. (2004). A novel multiplexer-based low-power full adder. IEEE Transactions on Circuits and Systems II: Express Briefs, 51(7), 345-348.

[7]. Karimi, A., & Rezai, A. (2017). Improved device performance in CNTFET using genetic algorithm. ECS Journal of Solid State Science and Technology, 6(1), M9- M12.

[8]. Karimi, A., Rezai, A., & Hajhashemkhani, M. M. (2018). A novel design for ultra-low power pulse-triggered D-Flip- Flop with optimized leakage power. Integration, the VLSI Journal, 60, 160-166.

[9]. Mehrabani, Y. S., & Eshghi, M. (2016). Noise and process variation tolerant, low-power, high-speed, and low- energy full adders in CNFET technology. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 24(11), 3268-3281.

[10]. Radhakrishnan, D. (2001). Low-voltage low-power CMOS full adder. IEE Proceedings-Circuits, Devices and Systems, 148(1), 19-24.

[11]. Weste, N. H., & Eshraghian, K. (1994). Principles of CMOS VLSI Design: A Systems Perspective, second edition. Addision-Wesley Publishing, California, l994.

[12]. Zhuang, N., & Wu, H. (1992). A new design of the CMOS full adder. IEEE Journal of Solid-State Circuits, 27(5), 840-844.

[13]. Zimmermann, R., & Fichtner, W. (1997). Low-power logic styles: CMOS versus pass-transistor logic. IEEE Journal of Solid-State Circuits, 32(7), 1079-1090.

A Power Efficient NMOS Based Full Adder Using PTL Logic

Abstract

Keywords

How to Cite this Article?

References

If you have access to this article please login to view the article or kindly login to purchase the article

Purchase Instant Access

Options for accessing this content:

	North Americas,UK, Middle East,Europe		India	Rest of world
	USD	EUR	INR	USD-ROW
Pdf	35	35	200	20
Online	35	35	200	15
Pdf & Online	35	35	400	25