i-manager Publications

Design and Implementation of Low Power ALU Using 8T Full Adder with FinFETs

0*, P. Ramana Reddy**

* Research Scholar, Department of Electronics and Communication Engineering, JNTUA, Anantapuramu, Andhra Pradesh, India.

** Professor, Department of Electronics and Communication Engineering, JNTUACEA, Anantapuramu, Andhra Pradesh, India.

Periodicity:September - November'2017
DOI : https://doi.org/10.26634/jcir.5.4.13939

Abstract

An Arithmetic and Logic Unit (ALU) is an advanced circuit that performs number-crunching and rationale operations. ALU is an essential building piece of the focal preparing unit of a PC. The power, devoured by the ALU has a direct effect on the power disseminated from the processor. Thus, a plan is required to execute the ALU in a manner, where the execution of the processor is enhanced and furthermore the power devoured is less. An ALU utilizing 8T Full Adder with FinFETs as a customary technique. In customary, ALU devours a lot of energy. The proposed ALU outlined utilizing 8T Full Adder with a FinFETs. It has an intense control on short channel impacts while downsizing the measure of the transistor. The outline recreation is done in CADENCE IC 12.1 Tool. At long lasting power has been considered and furthermore contrasted between the Exiting ALU plan and proposed FinFET based outline of the ALU.

Keywords

FinFET, 8TFull Adder, Arithmetic and Logic Unit, Leakage Power

How to Cite this Article?

Reddy, M. C. S., and Reddy, P. R. (2017). Design and Implementation of Low Power ALU Using 8T Full Adder with FINFETS. i-manager’s Journal on Circuits and Systems, 5(4), 8-14. https://doi.org/10.26634/jcir.5.4.13939

References

[1]. Aguirre-Hernandez, M., & Linares-Aranda, M. (2011). CMOS full-adders for energy-efficient arithmetic applications. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 19(4), 718-721.

[2]. Aradhya, H. V. R., Madan, H. R., Megaraj, T. M., Suraj, M. S., Karthik, R. K., & Muniraj, R. (2016). GNRFET based 8- bit ALU. International Journal of Electronics and Communication Engineering, 5(1), 45-54.

[3]. Bhoj, A. N., & Jha, N. K. (2013). Design of logic gates and flip-flops in high-performance FinFET technology. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 21(11), 1975-1988.

[4]. Burgess, N. (2011). Fast ripple-carry adders in standardth cell CMOS VLSI. In Computer Arithmetic (ARITH), 2011 20 IEEE Symposium on (pp. 103-111). IEEE.

[5]. Chopra, S., & Subramaniam, S. (2015). A Review on Challenges for MOSFET Scaling. International Journal of Innovative Science, Engineering and Technology, 2(4), 2348-7968.

[6]. Dhulipalla, L., & Deepak, A. L. (2011). Design and implementation of 4-bit ALU using FINFETS for nano scale technology. In Nanoscience, Engineering and Technology (ICONSET), 2011 International Conference on (pp. 190- 195). IEEE.

[7]. Hawkinson, S. J. (2013). Analysis and Performance Comparison of CMOS and FinFET for VLSI Applications. International Journal of Emerging Technology and Advanced Engineering, 3(2), 42-45.

[8]. Kumar, R., Sharma, K., & Dutta, U. (2016). Design of Arithmetic and Logical Unit (ALU) Using FinFET. International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering, 5(5), 3608-3617.

[9]. Prashanth, B. U. V., Kumar, P. A., & Sreenivasulu, G. (2012, March). Design and implementation of floating point ALU on a FPGA processor. In Computing, Electronics and Electrical Technologies (ICCEET), 2012 International Conference on (pp. 772-776). IEEE.

[10]. Prathima, N., & Kishore, K. H. (2013). Design of a low power and high performance digital multiplier using a novel 8T adder. International Journal of Engineering Research and Applications, 3(1), 1832-1837.

[11]. Pudi, V., & Sridharan, K. (2011). Efficient design of a hybrid adder in quantum-dot cellular automata. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 19(9), 1535-1548.

[12]. Rani, T. E., Rani, M. A., & Rao, R. (2011, April). AREA optimized low power arithmetic and logic unit. In rd Electronics Computer Technology (ICECT), 2011 3 International Conference on (Vol. 3, pp. 224-228). IEEE.

[13]. Surwadkar, T., Makdey, S., Bhoir, D., & Bhoir, D. (2014). Upgrading the Performance of VLSI Circuits using FinFETs. International Journal of Engineering Trends and Technology (IJETT), 14(4), 179-184.

[14]. Uma, R., Vijayan, V., Mohanapriya, M., & Paul, S. (2012). Area, delay and power comparison of adder topologies. International Journal of VLSI Design and Communication Systems, 3(1), 153-168.

[15]. Vaishnav, P., & Moyal, M. V. (2012). Performance Analysis of 8-Bit ALU for Power in 32 nm Scale. International Journal of Engineering Research and Technology (IJERT), 1(8), 1-3.

	North Americas,UK, Middle East,Europe		India	Rest of world
	USD	EUR	INR	USD-ROW
Pdf	35	35	200	20
Online	35	35	200	15
Pdf & Online	35	35	400	25

Design and Implementation of Low Power ALU Using 8T Full Adder with FinFETs

Abstract

Keywords

How to Cite this Article?

References

If you have access to this article please login to view the article or kindly login to purchase the article

Purchase Instant Access

Options for accessing this content: