References
[1]. Venkatachalam, V. and Franz, M. (2005). “Power
Reduction Techniques For Microprocessor Systems”, ACM
Computing Surveys, Vol. 37, No. 3, September, pp.
195–237.
[2]. Stephen H Gunther, Frank Binns, Douglas M.
Carmean, Jonathan C. Hall, “Managing the Impact of
Increasing Microprocessor Power Consumption”,
Desktop Platforms Group, Intel Corp.
[3]. Washer, S. “Dynamic Power Reduction in a
Microprocessor”.
[4] Hattori, T. (2003). “Design Methodology of Low-Power
Microprocessors”, Design Automation Conference,
Proceedings of the ASR – DAC, Asia and South Pacific.
Hitachi, Ltd. PP, 390-393
[5]. Bill Moyer, “Low-Power Design for Embedded
Processors”, Proc. IEEE, Vol. 89 Issue: 11 pp. 1576 -1587,
Nov. 2001
[6] Dan Dobberpuhl, (1996). “The Design of a High
Per formance Low Power Microprocessor ”. Proc.
International Symposium on Low Power Electronics and
Design.
[7]. Oh, J., & Pedram, M. (2001). “Gated Clock Routing for
Low-Power Microprocessor Design”, IEEE Transactions On
Computer-Aided Design Of Integrated Circuits And
Systems, June, Vol. 20, No. 6, pp.715-722.
[8]. Oh J., & Pedram M., (1998). “Power reduction in
microprocessor chips by gated clock routing,” in Proc.
Asia South Pacific Design Automation Conf., Jan. 1998,
pp. 313–318.
[9]. Sulaiman, D R. (2008). “Using Clock gating Technique
for Energy Reduction in Portable Computers”, IEEE C,
Computer and Communication Engineering, pp 839-
842.
[10]. Hai Li, Bhunia, S., Yiran Chen, Kaushik Roy, Fellow,
IEEE, & Vijaykumar T. N., (2004). “DCG: Deterministic
Clock-Gating for Low-Power Microprocessor Design”, IEEE
Transactions On Very Large Scale Integration (VLSI) Systems, March, Vol. 12, No. 3, pp 245-254.
[11]. Shan Li, Edmund M K Lai, Absar, M J. (2003).
“Minimizing Embedded Software Power Consumption
through Reduction of Data Memory Access”, IEEE conf.
pp 309-313.
[12]. Ravindran R A., Nagarkar P D., Dasika G S., Marsman
E D., Senger R M., Mahlke S A., & Brown R B., (2005)
“Compiler managed dynamic instruction placement in a
low-power code cache,” International Symposium on
Code Generation and Optimization, pp 179 – 190.
[13]. Zambreno J., Kandemir M T., & Choudhary A.,
(2002). “Enhancing compiler techniques for memory
energy optimizations,” Embedded Software. Second
International Conference, EMSOFT 2002, 2491:364 – 381.
[14]. Mehta H., Owens R., Irwin M., Chen R., & Ghosh D.,
(1997). “Techniques for low energy software,” ISLPED -
International Symposium on Low Power Electronics and
Design, pp 72 – 75.
[15]. Leupers R., (2001). “Code generation for embedded
processors,” The 13thInternational Symposium on System
Synthesis, Sept, pp 173 – 178.
[16]. Mohan G. Kabadi, Kannan, N., Chidambaram, P.,
Suriya Narayanan, Subramanian M., & Ranjani, P.,
“Dead-Block Elimination in Cache: A Mechanism to
Reduce I-cache Power Consumption in High
Performance Microprocessors”, School of Computer
Science and Engineering, Anna University.
[17]. Tiwari V., Malik S., Wolfe A., (1994). “Power analysis of
embedded software: a first step towards software power
minimization,” Proceedings of the IEEE Conf. on
Computer Aided Design, Santa Clara CA Nov, pp. 384-
390.
[18]. Russell J T., & Jacome M F., (1998). “Software power
estimation and optimization for high performance, 32-bit embedded processors,” International Conference on
Computer Design: VLSI in Computers and Processors, pp
328 – 333.
[19]. David A. Ortiz, Nayda G. Santiago, (2010). “High-
Level Optimization for Low Power Consumption on
Microprocessor-Based Systems”.
[20]. Oscar Acevedo, Dr. Manuel Jimenez, (2010). “A
Survey of Software Optimization Techniques for Low-Power
Consumption”.
[21]. Sarta, D., Trifone, D., Ascia, G. (1999). “A data
dependent approach to instruction level power
estimation”. Low-Power Design,1999. Proceedings. IEEE
Alessandro Volta Memorial Workshop on, pp (s): 182 -190
[22]. Wiratunga, S., Gebotys C. (2000). “Methodology for
minimizing power with DSP code”. Electrical and
Computer Engineering, 2000 Canadian Conference on,
pp. 293 -296 vol.1.
[23]. Brennan, P., Dean, A., Kenyon, S. and Ventrone, S.
(1998). “Low Power Methodology and Design Techniques
for Processor Design”, ACM conf. pp. 268-273
[24]. Tiwari, V., Malik, S., Wolfe, A. (1994), “Compilation
techniques for low energy: an overview”. Low Power
Electronics,1994. Digest of Technical Papers., IEEE
Symposium, pp: 38 –39.
[25]. Vivek De and Borkar, S. ”Technology and Design
Challenges for Low Power and High Performance”, Intel
Corporation. pp 163-168.
[26]. Suresh, R. (I996). “Challenges in Low-Power
Microprocessor Design”, Microprocessor Technology, Intel
Corporation, 9th International Conf. on VLSI Design, Jan
pp 329-330.
[27]. Lichtenau, C., (2005). Alberto Garcia Oruz, Pfliiger, T.
“Technological and Architectural Power Optimizations for
Advance Microprocessors” IEEE conf. pp.11-14.
