Low Power Mobile Operating Systems with Profiling Hardware Acceleration

Xinwei Niu*, Narueporn Nartasilpa**, Chayapol Chaiyanan ***, Jeffrey Fan****
*-*** Research Scholar, Department of Electrical and Computer Engineering, Florida International University, Miami, USA.
**** Assistant Professor, Department of Electrical and Computer Engineering, Florida International University, Miami, USA.
Periodicity:January - March'2011
DOI : https://doi.org/10.26634/jse.5.3.1380

Abstract

In this paper, a System-on-a-Chip (SoC) based hardware acceleration solution for low power mobile operating systems is proposed. In mobile communication systems, it is very costly to transform the entire software application into a hardware solution. However, some applications may have such a need due to their high performance and low power requirements. These software systems consist of several kinds of functions and some of these functions will be invoked at a very high frequency. The speed and energy consumptions are two major concerns for modern system development, thus it is important for designers to balance the tradeoff between these two factors. If the system can process very high-speed operations and consume less energy, it is an efficient design. The basic idea of this paper is to only transform those highly used functions into hardware by using the proposed profiling and hardware acceleration methodology. The solution that this paper will demonstrate is to convert the system into a cost effective hardware-software co-design. Experimental results show that with the proposed profiling method and hardware acceleration platform, mobile operating systems could solve the same problem within shorter period of time (4.3 times speedup) and lower energy consumption (around 76% reduction).

Keywords

System-on-a-Chip, Low Power, Profiling Hardware Acceleration.

How to Cite this Article?

Xinwei Niu, Narueporn Nartasilpa, Chayapol Chaiyanan and Jeffrey Fan (2011). Low Power Mobile Operating Systems with Profiling Hardware Acceleration. i-manager’s Journal on Software Engineering, 5(3), 16-25. https://doi.org/10.26634/jse.5.3.1380

References

[1]. The International Technology roadmap for semiconductors: (2007 edition). http://www.itrs.net/Links/ 2007ITRS/Home2007.htm.
[2]. Moore, G.E. (1965). Cramming more components onto integrated circuits. Electronics.
[ 3 ] . Introduction of System - on - Chip (2011 ) . http://en.wikipedia.org/wiki/System-on-a-chip.
[4]. Zhao, W., Batista, R., Fan, J., & Tan, J. (2010). H.264 based architecture of digital surveillance network in application to computer visualization, i-manager's Journal on Software Engineering (JSE), Vol. 4, No. 4, pp.18-26.
[5]. Zhao, W., Fan, J., & Davari, A. (2009). H.264-based wireless surveillance sensors in application to target identification and tracking, i-manager's Journal on Software Engineering (JSE), Vol.4, No. 2, pp.47-56.
[6]. Tong, J.G., & Khalid, M.A.S. (2008). Profiling Tools for [6]. Tong, J.G., & Khalid, M.A.S. (2008). Profiling Tools for
[7]. Pop, P., Elese, P., & Peng, Z. (2004). Analysis and Synthesis of Distributed Real-Time Embedded Systems. The Netherlands: Kluwer Academic Publishers.
[8]. Lysecky, R., Cotterell, S., & Vahid, F. (2002). A Fast On- Chip Profiler Memory. Proc. of the 39th Conference on Design Automation, 28-33.
[9]. Fenlason, J., & Stallman, R. (1997). GNU gprof. http://www.gnu.org/software/binutils/manual/gprof- 2.9.1.
[10]. Varley, D.A. (1993). Practical Experience of the Limitations of gprof. Software Practice and Experience, 461-463.
[11]. Gove, D. (2006). Using UltraSPARC-IIICu Performance Counters to Improve Application Per formance. http://developers.sun.com/solaris/articles/pcounters.ht ml.
[12]. Intel Corporation (2006). IA-32 Intel Architecture Software Developer 's Manul . http://intel.com/products/processor/manuals.
[13]. AMD Athlon Processor (2002). x86 Code Optimization Guide.
[14]. Itzkowitz, M., W. Brian, J.N., Aoki, C., & Kosche, N. (2003). Memory profiling using hardware counters. Proc. Of the 2003 ACM/IEEE Conference on Supercomputing, 17-30.
[15]. Ohba, N., & Takano, K. (2004). An SoC Design Methodology using FPGAs and Embedded Processors, Proc. of the 41st Annual Conference on Design Automation, 747-752.
[16]. Shannon, L., & Chow, P. (2004). Using Reconfigurability to Achieve Real-Time Profiling for Hardware/Software Codesign, Proc. of the 12th International Symposium on Field Programmable Gate Arrays, February, 190-199.
[17]. Xilinx Incorporated (2005). MicroBlaze Processor Reference Guide.
[18]. Blank & Tom (1984). A Survey of Hardware Accelerators Used in Computer-Aided Design. Proc. of Design & Test of Computers, IEEE, Vol 1, Issue 3, 21-39.
[19]. Wolf, W. (2003). A Decade of Hardware/Software Co- Design, Proc. of the 5th International Symposium on Multimedia Software Engineering (MSE2003), 38-43.
[ 2 0 ] . Virtex - 5FP GA User Guide . [Online] . http://www.xilinx.com/support/documentation/user_guid es/ug190.pdf.
[21]. Webpage of Elgato. [Online]. www.elgato.com
[22]. Intel® VTune™ Performance Analyzer. [Online]. http://software.intel.com/en-us/intel-vtune/.
If you have access to this article please login to view the article or kindly login to purchase the article

Purchase Instant Access

Single Article

North Americas,UK,
Middle East,Europe
India Rest of world
USD EUR INR USD-ROW
Pdf 35 35 200 20
Online 35 35 200 15
Pdf & Online 35 35 400 25

Options for accessing this content:
  • If you would like institutional access to this content, please recommend the title to your librarian.
    Library Recommendation Form
  • If you already have i-manager's user account: Login above and proceed to purchase the article.
  • New Users: Please register, then proceed to purchase the article.