VLSI Modeling of Low Power Razor Based Programmable Truncated Multiply and Accumulator for Efficient Digital Signal Processing

M. Poornima*, P. Lokesh**, Muni Reddy.T***
*,*** Associate Professor, VEMU Institute of Technology, Chittoor, AndhraPradesh, India.
** Assistant Professor, VEMU Institute of Technology, Chittoor, AndhraPradesh, India.
Periodicity:April - June'2017
DOI : https://doi.org/10.26634/jdp.5.2.13738

Abstract

In this paper the power consumption is greatly is minimized by using efficient fault Tolerant Techniques. In a VLSI architecture one has to integrate millions of circuits on printed circuit board, at the same time the designer faces difficulty to deal with the Faulty ICs incorporated in the design. The faulty chips found in the circuit that needs to be replaced earlier may lead to the damage of the circuit entirely. For this the effective fault tolerant techniques are proposed. Some of them are Design for testability, Built in Self Test, Formal verification, and Functional Verification. The VLSI is a trade-off between Design Engineer and Test Engineer. Design Engineer focuses on efficient integration of millions of transistors on a PCB whereas the role of test engineer is to find fault in the circuit. In existing architecture independent programmable truncated multipliers are used to verify fault circuits and to achieve low power consumption benefits at the output Signal to Noise Ratio. But the method suffers with delay degradation factor. In this brief, the authors use programmable Truncated multiplier within the Digital Signal Processing architecture. With this the supply voltage is minimized. This fault technique improves the performance of fault designs, and reduces error correction burden. The Simulation and Synthesis results are verified on Xilinx14.3 design suite tool with Virtex6 FPGA prototyping Hardware Environment. The design summary results show that the proposed architecture consumes less power when compared to the previous architectures.

Keywords

Digital Signal Processing (DSP), Low Power, Razor, Reconfigurable Multiplier, Truncated Multiplication.

How to Cite this Article?

Poornima.M.,Lokesh.P.,& Reddy,M.T. (2017). VLSI Modeling of Low Power Razor Based Programmable Truncated Multiply and Accumulator for Efficient Digital Signal Processing. i-manager’s Journal on Digital Signal Processing, 5(2), 31-36. https://doi.org/10.26634/jdp.5.2.13738

References

[1]. Chandrakasan, A. P., Potkonjak, M., Mehra, R., Rabaey, J., & Brodersen, R. W. (1995). Optimizing power using transformations. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 14(1), 12-31.
[2]. De la Guia Solaz, M., Bourke, A., Conway, R., Nelson, J., & ÓLaighin, G. (2010, August). Real-time low-energy fall detection algorithm with a Programmable Truncated MAC. In Engineering in Medicine and Biology Society (EMBC), 2010 Annual International Conference of the IEEE (pp. 2423-2426). IEEE.
[3]. Drane, T. A., Rose, T. M., & Constantinides, G. A. (2014). On the systematic creation of faithfully rounded truncated multipliers and arrays. IEEE Transactions on Computers, 63(10), 2513-2525.
[4]. Ernst, D., Das, S., Lee, S., Blaauw, D., Austin, T., Mudge, T., et al. (2004). Razor: Circuit-level correction of timing errors for low-power operation. IEEE Micro, 24(6), 10-20.
[5]. Fojtik, M., Fick, D., Kim, Y., Pinckney, N., Harris, D., Blaauw, D., et al. (2012, February). Bubble Razor: An architecture-independent approach to timing-error detection and correction. In Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2012 IEEE International (pp. 488-490). IEEE.
[6]. Hsiao, S. F., Jian, J. H. Z., & Chen, M. C. (2013). Low-cost FIR filter designs based on faithfully rounded truncated multiple constant multiplication/accumulation. IEEE Transactions on Circuits and Systems II: Express Briefs, 60(5), 287-291.
[7]. Prakash, J. K., & Hemalatha.M. (2015). The Effective Programmable Razor Based Truncated MAC for Digital Signal Processing. International Journal of Emerging Trends in Engineering Research (IJETER), 3(6), 292-296.
[8]. Sakurai, T., & Newton, A. R. (1990). Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas. IEEE Journal of Solid-state Circuits, 25(2), 584-594.
[9]. Wang, J. P., Kuang, S. R., & Chuang, Y. C. (2006, June). Design of reconfigurable low-power pipelined array multiplier. In Communications, Circuits and Systems Proceedings, 2006 International Conference on (Vol. 4, pp. 2277-2281). IEEE.

Purchase Instant Access

Single Article

North Americas,UK,
Middle East,Europe
India Rest of world
USD EUR INR USD-ROW
Pdf 35 35 200 20
Online 35 35 200 15
Pdf & Online 35 35 400 25

If you have access to this article please login to view the article or kindly login to purchase the article
Options for accessing this content:
  • If you would like institutional access to this content, please recommend the title to your librarian.
    Library Recommendation Form
  • If you already have i-manager's user account: Login above and proceed to purchase the article.
  • New Users: Please register, then proceed to purchase the article.