References
[1]. Benini, L., De Micheli, G., Macii, E., Poncino, M., &
Scarsi, R. (1999). Symbolic synthesis of clock-gating logic
for power optimization of synchronous controllers. ACM
Transactions on Design Automation of Electronic Systems
(TODAES), 4(4), 351-375.
[2]. Chandrakasan, A. P., Sheng, S., & Brodersen, R.W.
(1992). Low Power CMOS Digital Design. IEEE Journal of
Solid-State Circuits, 27(4), 473-483.
[3]. Dev, M. P., Baghel, D., Pandey, B., Pattanaik, M., &
Shukla, A. (2013, April). Clock gated low power sequential
circuit design. In Information & Communication
Technologies (ICT), 2013 IEEE Conference on (pp. 440-
444). IEEE.
[4]. Kang, S. M., Leblebici, Y., & Kim, C. (2014). CMOS
Digital Integrated Circuits: Analysis & Design (No. EPFLBOOK-
202021). McGraw-Hill Higher Education.
[5]. Lin, J. F. (2014). Low-Power Pulse-Triggered Flip-Flop
Design based on a Signal Feed-through Scheme. IEEE Transaction on Very Large Scale Integration (VLSI) Systems.
22(1), 181-185.
[6]. Luo, S. C., Huang, C. J., & Chu, Y. H. (2013). An
adaptive pulse-triggered flip-flop for a high-speed and
voltage-scalable standard cell library. IEEE Transactions
on Circuits and Systems II: Express Briefs, 60(10), 677-681.
[7]. Shaker, M. O., & Bayoumi, M. A. (2011, May). A clock
gated flip-flop for low power applications in 90 nm CMOS.
In Circuits and Systems (ISCAS), 2011 IEEE International
Symposium on (pp. 558-562). IEEE.
[8]. Shen, J., Geng, L., Xiang, G., & Liang, J. (2014). Lowpower
level converting flip-flop with a conditional clock
technique in dual supply systems. Microelectronics
Journal, 45(7), 857-863.
[9]. Srinivasan, N., Prakash, N. S., Shalakha, D.,
Sivaranjani, D., & Sundari, B. B. T. (2015). Power Reduction
by Clock Gating Technique. Procedia Technology, 21,
631-635.
[10]. Strollo, A. G. M., & De Caro, D. (2000). Low power flipflop
with clock gating on master and slave latches.
Electronics Letters, 36(4), 294-295.
[11]. Strollo, A. G., Napoli, E., & De Caro, D. (2000,
August). New clock-gating techniques for low-power flipflops.
In Proceedings of the 2000 International
Symposium on Low Power Electronics and Design (pp.
114-119). ACM.
[12]. Tiwari, V., Singh, D., Rajgopal, S., Mehta, G., Patel, R.,
& Baez, F. (1998, May). Reducing power in highth
performance microprocessors. In Proceedings of the 35
Annual Design Automation Conference (pp. 732-737).
ACM.
[13]. Tschanz, J., Narendra, S., Chen, Z., Borkar, S.,
Sachdev, M., & De, V. (2001, August). Comparative delay
and energy of single edge-triggered and dual edgetriggered
pulsed flip-flops for high-performance
microprocessors. In Proceedings of the 2001
International Symposium on Low Power Electronics and
Design (pp. 147-152). ACM.
[14]. Wu, Q., Pedram, M., & Wu, X. (2000). Clock-gating
and its application to low power design of sequential
circuits. IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, 47(3), 415-420.
[15]. Wu, X., & Pedram, M. (2000, August). Low power
sequential circuit design by using priority encoding and clock gating. In Proceedings of the 2000 international
Symposium on Low Power Electronics and Design (pp.
143-148). ACM.
