Design of Reversible Arithmetic and Logic Unit

Ajay Kumar Sahu*, chandrashekhar kamargaonkar**
* UG Scholar, Department of Electronics & Telecommunication Engineering, SSTC- Shri Shankaracharya Group of Institutions (FET), Bhilai (C.G), India.
** Associate Professor, Department of Electronics & Telecommunication Engineering, SSTC- Shri Shankaracharya Group of Institutions (FET), Bhilai (C.G), India.
Periodicity:March - May'2017
DOI : https://doi.org/10.26634/jele.7.3.13560

Abstract

Reversible logic has received a great deal of attention from many researchers over recent years for its enormous potential for application in quantum computing and nanotechnology due to its ability to reduce power consumption, which is the main requirement in low power VLSI design. This article presents the new design of reversible arithmetic circuit and Logic unit. The designs in this article showcases reversible Adder/Subtractor based on Carry Look Ahead Logic and reversible logic unit that can perform four different operations. The arithmetic operations, include addition, subtraction and the logical operations, include AND, OR, NOT, and XOR. All modules have been designed using the basic and new reversible gates. The efficiency of the proposed design has been mentioned in terms of number of gates required, garbage outputs produced, number of constant inputs required, and quantum cost needed. The design of both the circuit is then further combined for reversible ALU.

Keywords

Reversible ALU, Reversible CLA Adder/Subtractor, Reversible Logic Gates, Reversible Logic Unit

How to Cite this Article?

Sahu, A.K., and Kamargaonkar, C. (2017). Design of Reversible Arithmetic and Logic Unit. i-manager’s Journal on Electronics Engineering, 7(3), 17-24. https://doi.org/10.26634/jele.7.3.13560

References

[1]. Bennett, C. H. (1973). Logical reversibility of computation. IBM Journal of Research and Development, 17(6), 525-532.
[2]. Biswas, A. K., Hasan, M. M., Chowdhury, A. R., & Babu, H. M. H. (2008). Efficient approaches for designing reversible binary coded decimal adders. Microelectronics Journal, 39(12), 1693-1703.
[3]. Blanton, R. D., & Hayes, J. P. (1996, April). Design of a fast, easily testable ALU. In VLSI Test Symposium, 1996., th Proceedings of 14 (pp. 9-16). IEEE.
[4]. Feynman, R. P. (1985). Quantum mechanical computers. Optics news, 11(2), 11-20.
[5]. Fredkin, E., & Toffoli, T. (1982). Conservative logic. International Journal of Theoretical Physics, 21(3), 219- 253.
[6]. Krishnaveni, D., & Priya, G. M. (2011). A novel design of reversible serial and parallel adder/subtractor. International Journal of Engineering Science and Technology, 3(3).
[7]. Landauer, R. (1961). Irreversibility and heat generation in the computing process. IBM Journal of Research and Development, 5(3), 183-191.
[8]. Pan, W. D., & Nalasani, M. (2005). Reversible logic. IEEE Potentials, 24(1), 38-41.
[9]. Peres, A. (1985). Reversible logic and quantum computers. Physical Review A, 32(6), 3266.
[10]. Thapliyal, H., Kotiyal, S., & Srinivas, M. B. (2006, January). Novel BCD adders and their reversible logic implementation for IEEE 754r format. In VLSI Design, 2006. th Held jointly with 5 International Conference on th Embedded Systems and Design., 19 International Conference on (pp. 6-pp). IEEE.
[11]. Toffoli, T. (1980). Reversible computing. Automata, Languages and Programming, 632-644.
If you have access to this article please login to view the article or kindly login to purchase the article

Purchase Instant Access

Single Article

North Americas,UK,
Middle East,Europe
India Rest of world
USD EUR INR USD-ROW
Pdf 35 35 200 20
Online 35 35 200 15
Pdf & Online 35 35 400 25

Options for accessing this content:
  • If you would like institutional access to this content, please recommend the title to your librarian.
    Library Recommendation Form
  • If you already have i-manager's user account: Login above and proceed to purchase the article.
  • New Users: Please register, then proceed to purchase the article.