i-manager Publications

SRAM Write Operation Using Write Assist Circuit Technique at Low Supply Voltages

A. Pulla Reddy*, G.Sreenivasulu**, R. Veerabadra Chary***

* Research Scholar, Department of Electronics and Communication Engineering, SVU College of Engineering, Tirupati, India.

** Professor, Department of Electronics and Communication Engineering, SVU College of Engineering, Tirupati, India.

*** Senior Manager, Invecas Ltd., India.

Periodicity:September - November'2016
DOI : https://doi.org/10.26634/jcir.4.4.12392

Abstract

The increased effect of process variation and increase in parasitic resistance and capacitance in nano scale technologies at lower supply voltages, and continuous increase in the size of SRAMs require additional techniques, such as write assist and read assist to improve the write-ability, readability, and stability of SRAM memories. The SRAM bit cell write-ability is very critical at lower voltages. The impact of the write assist technique is analysed in this paper which will improve the write-ability of the SRAM memory and also its impact on the performance, power, and area of the chip. The Negative Bit-line Voltage Bias scheme is discussed and executed at the transistor level using conventional SRAM cell (6T). With the write assist circuit, the implemented SRAM bit cell efficiently performs a write operation at lower voltages. The main objective of this paper is to improve the write-ability of the SRAM cell at lower supply voltage using Negative Bit-line Write Assist Circuit.

Keywords

SRAM, Write Assist, Negative Bit Line, Stability

How to Cite this Article?

Reddy, P. A., Sreenivasulu, G., and chary, R.V. (2016). SRAM Write Operation Using Write Assist Circuit Technique at Low Supply Voltages. i-manager’s Journal on Circuits and Systems, 4(4), 1-5. https://doi.org/10.26634/jcir.4.4.12392

References

[1]. International Technology Road map for Semiconductors (ITRS-2011), Retrieved from http://www. itrs2.net

[2]. Hooman Farkhani, Ali Peiravi, and Farshad Moradi, (2015). “A new write assist technique for SRAM design in 65 nm CMOS technology”. INTEGRATION, The VLSI Journal, Vol. 50, pp.16-27.

[3]. Chengzhi Jiang, Zuochang Ye, and Yan Wang, (2015). “Near-Threshold SRAM Design with Transient Negative Bit- Line Voltage Scheme”. IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC), pp. 71-74.

[4]. Brian Zimmer, Seng Oon Toh, et al., (2012). “SRAM Assist Techniques for Operation in a Wide Voltage Range in 28- nm CMOS”. IEEE Transactions on Circuits and Systems, Vol. 59, No. 12, pp. 853-857.

[5]. A. Pulla Reddy, G. Sreenivasulu, and R. Veerabadra Chary, (2016). “Write and Read assist techniques for SRAM Memories in Nanometre technology”. International Conference on Recent Trends in Engineering and Material Sciences.

[6]. F. Lai, and C. Lee, (2007). “On-chip voltage down converter to improve SRAM read-write margin and static power for sub-nano CMOS Technology”. IEEE Journal of Solid-State Circuits (JSSC), Vol. 42, No. 9, pp. 2061–2070.

[7]. Harold Pilo, John Barwin, Geordie Braceras, Chistopher Browning, Steve Burns, John Gabric, Steve Lamphier, Mark Miller, Al Roberts, and Fred Towler, (2006). “An SRAM Design in 65 nm and 45 nm Technology Nodes featuring Read and Write-Assist Circuits to expand Operating Voltage”. 2006 Symposium on VLSI Circuits, IBM.

[8]. S. Mukhopadhyay, R. Rao, J. J. Kim, and C. T. Chuang, (2008). “Capacitive Coupling based Transient Negative Bitline Voltage (Tran-NBL) Scheme for improving Write ability of SRAM design in Nanometer Technologies”. VLSI Circuits, 2006. Digest of Technical Papers. 2006 Symposium, IEEE. pp. 15-16.

[9]. A. Bhavnagarwala, X. Tang, and J. Meindl, (2001). “The impact of intrinsic device fluctuations on MOS SRAM cell stability”. IEEE J. Solid-State Circuits, Vol.36, No.4, pp.658–665.

[10]. Kedar Janardan Dhori, Vinay Kumar, and Harsh Rawat, (2014). “Write Assist Circuit to cater Reliability and Floating Bit Line Problem of Negative Bit Line Assist Technique for Single or Multiport Static Random Access Memory”. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 22, No. 11, pp. 2350-2356.

If you have access to this article please login to view the article or kindly login to purchase the article

Single Article

	North Americas,UK, Middle East,Europe		India	Rest of world
	USD	EUR	INR	USD-ROW
Online	15	15

ADD TO CART

Options for accessing this content:

If you would like institutional access to this content, please recommend the title to your librarian.
If you already have i-manager's user account: Login above and proceed to purchase the article.
New Users: Please register, then proceed to purchase the article.