Impact of Front and Back Oxide Thickness Variation on Performance of Modified Source FD SOI MOSFET

Nilesh Anand Srivastava*, VimalKumar Mishra**, R. K. Chauhan***
* PG Scholar Department of Electronics and Communication Engineering, Madan Mohan Malaviya University of Technology, Gorakhpur, Uttar Pradesh, India.
** Research ScholarDepartment of Electronics and Communication Engineering, Madan Mohan Malaviya University of Technology, Gorakhpur, Uttar Pradesh, India.
*** Professor,Department of Electronics and Communication Engineering, Madan Mohan Malaviya University of Technology, Gorakhpur, Uttar Pradesh, India.
Periodicity:May - July'2016
DOI : https://doi.org/10.26634/jes.5.2.11385

Abstract

The Fully Depleted Silicon-On-Insulator (FD SOI) MOSFETs have been already proved as a favorable CMOS technology node beyond 100 nm and the concept of source modification has been adopted in order to improve the electrical controllability of the device. The one of the major challenges in the design of FD SOI MOS device is the appropriate selection of front and back oxide (BOX) thickness. As the selection of front oxide, with proper thickness and material, is a pathway to avoid off-state gate tunneling to conquer various off-state leakages. While, the buried oxide (BOX) layer is dominant to overcome short channel effects and to reduce drain electric field penetration towards the SOI/BOX interface. This paper demonstrates the impact of front and back oxide (BOX) thickness variations on performance of modified source FD SOI MOSFET at 50 nm gate length. The impact of front and back oxide (BOX) thickness variations have been analytically evaluated by using twodimensional surface potential and drain current model, and verified against the simulated results. It has been verified that the device exhibits more uniform electric field in the channel. That assures low off-state leakage current and reduced shortchannel effects in the device. The Ion to Ioff ratio of the device is found to be 1010 and hence the device is suitable for low power digital applications. The device has also been designed and simulated using TCAD device simulator.

Keywords

FD SOI, Front and Back (BOX) Oxide, Modified Source FD SOI MOSFET, Short Channel Effects

How to Cite this Article?

Srivastava,N,A., Mishra,V,K., and Chauhan.R.K. (2016). Impact of Front and Back Oxide Thickness Variation on Performance of Modified Source FD SOI MOSFET. i-manager's Journal on Embedded Systems, 5(2), 13-19. https://doi.org/10.26634/jes.5.2.11385

References

[1]. R.H. Dennard, F.H. Gaensslen, H.N. Yu, V.L. Rideout, E. Bassous, and A.R. Leblanc, (1974). “Design of ionimplanted MOSFET's with very small physical dimensions”. IEEE J. Solid-State Circuits, Vol.9, No.5, pp.256–268.
[2]. H. Krautscheider, A. Kohlhase, and H. Terlezki, (1997). “Scaling and Reliability problems of Gigabit CMOS circuits”. Microelectronics Reliability, Vol.37, No.1, pp.19-37.
[3]. J.P. Colinge, (1991). Silicon-On-Insulator Technology: Materials to VLSI. Amsterdam: Kluwer Academic Publishers.
[4]. Y. Nakajima, H. Tomita, K. Aoto, N. Ito, T. Hanajiri, T. Toyabe, T. Morikawa, and T. Sugano, (2003). “Characterization of Trap States at Silicon-On-Insulator (SOI)/Buried oxide (BOX) Interface by Back Gate Transconductance Characteristics in SOI MOSFETs”. Jpn. J. Appl. Phys. Vol.42, No.4B, pp.2004–2008.
[5]. V.K. Mishra, and R.K. Chauhan, (2016). “Performance analysis of Fully Depleted Ultra-Thin-Body (FD UTB SOI) MOSFET based CMOS inverter circuit for low power digital application”. In: Satapathy S., Mandal J., Udgata S., Bhateja V. (Eds), Information Systems Design and Intelligent Applications. Advances in Intelligent Systems and Computing, Springer AISC Series, Vol.434, pp.375-382.
[6]. K.K. Young, (1989). “Short channel effect in fully depleted SOI MOSFETs”. IEEE Trans. on Electron. Devices, Vol.36, No.2, pp.399-401.
[7]. K. Suzuki, and S. Pidin, (2003). “Short channel singlegate SOI MOSFET model”. IEEE Trans. on Electronic Devices, Vol.50, No.5, pp.1297-1305.
[8]. M.J. Kumar, and A. Chaudhary, (2004). “Two dimensional analytical modeling of fully depleted DMG SOI MOSFET and evidence for diminished SCEs”. IEEE Trans. on Electronic Devices, Vol. 51, No.4, pp.569-574.
[9]. T.A. Karatsori, A. Tsormpatzoglou , C.G. Theodorou, E.G. loannidis , S. Haendler, N. Planes, G. Ghibaudo, and C.A. Dimitriadis, (2015). “Analytical Compact Model for Lightly Doped Nanoscale Ultrathin-Body and Box SOI MOSFETs with Back-Gate Control”. IEEE Trans. on Electronic Devices, Vol.62, No.10, pp.3117-3124.
[10]. V.K. Mishra, and R.K. Chauhan, (2017). “Performance analysis of modified source and TDBC based fully-depleted SOI MOSFET for low power digital applications”. Journal of Nanoelectronics, American Scientific Publisher, Vol.12, No.1, pp.59-66, 2017.
[11]. J. Luo, J. Chen, Q. Wu, Z. Chai, J. Zhou, T. Yu, Y. Dong, L. Li, W. Liu, C. Qiu, and X. Wang, (2012). “A Tunnel Diode Body Contact Structure for High-Performance SOI MOSFETs”. IEEE Trans. Electron. Devices, Vol.59, No.1, pp.101–107, Doi: 10.1109/TED.20112173201
If you have access to this article please login to view the article or kindly login to purchase the article

Purchase Instant Access

Single Article

North Americas,UK,
Middle East,Europe
India Rest of world
USD EUR INR USD-ROW
Pdf 35 35 200 20
Online 35 35 200 15
Pdf & Online 35 35 400 25

Options for accessing this content:
  • If you would like institutional access to this content, please recommend the title to your librarian.
    Library Recommendation Form
  • If you already have i-manager's user account: Login above and proceed to purchase the article.
  • New Users: Please register, then proceed to purchase the article.