i-manager Publications

Delay Calculation Of Gray Bus Encoder As Per Microelectronic Standard

Kamal K Mehta*, Aakanksha S.Choubey M**, M. Kowar***, Sharma H.R****

* Associate Professor, Department of Computer Science &Engineering, SSCET, Bhilai.

** Lecturer, Department of Computer Science &Engineering, SSCET, Bhilai.

*** Principal, Bhilai Institute of Technology, Durg (C.G).

**** Principal, Chatrapati Shiwagi Institute of Technology, Durg (C.G).

Periodicity:October - December'2009
DOI : https://doi.org/10.26634/jee.3.2.1049

Abstract

CMOS based system using complementary logic has dominated other design concept, mainly because of simple fabrication process, low power requirements and good voltage swing response. In modern computing system it requires to have a feature of low power consumption without scarifying the speed. In such case the power requirement is mainly influenced by transition activity at the output node. Literature survey shows that lot of technique has been proposed for static component of power budget, but dynamic component is still to be considered. Encoding methods have been proposed to reduce transition activity. Scheme used to reduce dynamic power is called as Bus Encoding Technique. Mathematical model have been proposed to get efficiency factors along with probabilistic model and expectation based analysis. Based upon features of bus encoding scheme, specific application has been proposed. Gray encoding scheme is recommended for generalized application. Many factors were used to find out efficiency of encoding method. Power requirement and delay are proven to be inversely proportional to each other. To recommend any system, it requires having positive result in terms of overhead. This paper aims to target Grey Encoding scheme for calculating Delay. Work has been extended to consider 0.25-micro meter manufacturing technology. Overhead has been calculated in terms of delay. It has resulted as 661.320075 pico seconds. This is tolerable as compared to integration rate of VLSI system.

Keywords

Transition Activity, Gray Bus Encoding, Low Power Micro Electronics, CMOS, Dynamic Power Dissipation, VLSI.

How to Cite this Article?

Kamal Mehta, Aakanksha S. Choubey, M. Kowar and H. R. Sharma (2009). Delay Calculation of Gray Bus Encoder as per Microelectronic Standard. i-manager’s Journal on Electrical Engineering, 3(2), Oct-Dec 2009, Print ISSN 0973-8835, E-ISSN 2230-7176, pp. 59-64. https://doi.org/10.26634/jee.3.2.1049

References

[1]. Padmanabhan Balasubramanian, C.Hari Narayan, and Karthik Anantha “Low power design of digital combinational circuits with complementary CMOS Logic”International Journal of Electronics and Systems Vol. 1 No. 1.

[2]. T. Kuroda, “ Low power high speed CMOS VLSI design,” Proc. of IEEE International conf. on Computer Design, 2002, pp 310-315.

[3]. Akio Hirata, Hidetoshi Onodera, Keikichi Tamaru, “ Estimation of propagation Delay considering Short-Circuit Curent for Static CMOS Gates” IEEE Transactions on Circuits and Systems.

[4]. Farid N. Najm,” A Survey of Power Estimation Technique in VLSI Circuits” IEEE transaction on VLSI, Dec 1994 pp. 1-19.

[5]. K. Eshraghian and N.H.E. Weste, “Principles of CMOS VLSI Design”, Addision Wesley, United States of America 1993.

[6]. S.Osborne, A.T. Erdogan, T.Arslan, and D. Robinson, “Bus Encoding architecture for low power implementation of an AMBA-based SoC platform.” IEEE Proc. Computer digital Tech. Vol 149, No. 4 July 2002.

[7]. Quick Logic corporation “Low Power design technique” Application note 80, 2004.

[8]. Frank Poppen, “Low Power Design Guide”, Version 30.06.00 A technical report given around 2001.

[9]. J. Yang and R. Gupta, “FV Encoding for Low power Data I/O”, ACM/IEEE Int. Symposium on Low power Electronic Design, pages 84-87 2001.

[10]. M.R. Stan and W.P. Burleson, “ Bus invert coding for low power I/O, IEEE Transaction on very Large Scale Integration (VLSI) systems, pages 49-58,Vol.3 1995.

[11]. “Technical disclosure presents new options for chip scaling” Texas Instruments Researchers Outline path to reduce chip power consumption, increase performance, physics.com science:physics:tech:nano:news.

[12]. Brain Carlson, Bill Giolma, “SmartReflextm Power and Performance Management Technologies: reduced power consumption optimized performance” white paper by Texas Instruments Februry 2008.

[13]. S. Osborne, A.T. Erdogan, T. Arslan and D.Robinson,” Bus Enoding architecture for Low power implementation of an AMBA-based SoC Platform” IEEE 2002 Proc. Computer Digit Tech, Vol.149,No.4 July 2002.

[14]. Kamal Mehta, H.R. Sharma, “Uni-distance Encoding scheme for reduction of Bus Transition Activity ” i-mananger’s Journal on Software Engineering, April-June 2007 Vol.1 No.4 pp. 70-74, ISSN-0973-5151.

[15]. Kamal Mehta, H.R. Sharma, “Evaluation of Unidistance CODEC for 4 to 32 bit information for Power Reduction Initiatives” i-manager's Journal on Software Engineering, January-March 2008 Vol.2, No.3 pp. 57-60, ISSN-0973-5151.

[16]. Sotiriadis, P.P. “Interconnect modeling & optimization in deep sub-micron technology”, Thesis, (Massachusetts Institute of Technology), May 2002.

If you have access to this article please login to view the article or kindly login to purchase the article

Single Article

	North Americas,UK, Middle East,Europe		India	Rest of world
	USD	EUR	INR	USD-ROW
Online	15	15

ADD TO CART

Options for accessing this content:

If you would like institutional access to this content, please recommend the title to your librarian.
If you already have i-manager's user account: Login above and proceed to purchase the article.
New Users: Please register, then proceed to purchase the article.