References
[1]. B. Razavi, (2002). “Challenges in the Design of High-
Speed Clock and Data Recovery Circuits”. IEEE Comm.
Mag., Vol. 40, No. 8, pp. 94-101.
[2]. K. N. Salama and A. M. Soliman, (1999). “CMOS
operational transresistance amplifier for analog signal
processing applications”. Microelectron. J., Vol. 30, No. 3,
pp. 235-245.
[3]. K. Watanabe, M. Madihian, and T. Yamamoh, (1980).
“A Cascade Phase Sensitive Detector: Phase Response”.
IEEE Trans. Instrum. Meas., Vol. 29, No. 1, pp. 3-6.
[4]. H. Mostafa and A. M. Soliman, (2006). “A modified
CMOS realization of the operational transresistance
amplifier (OTRA)”. Frequenz, Vol. 60, No. 3-4, pp. 70–76.
[5]. S. Soliman, F. Yuan, and K. Raahemifar, (2002). “An
overview of design techniques for CMOS phase detectors”.
In Proc. IEEE Int. Symp.Circuits Syst. (ISCAS'02), Vol. 5, pp.
457–460.
[6]. Rajeev Ranjan, Rajeshwari Pandey, Neeta Pandey,
and Gavendra Singh, (2015). “Linear Phase Detector Using
OTRA”. IEEE International Conference on Signal Processing
and Integrated Netwoks, pp. 917-920.
[7]. H.O. Elwan and A.M. Soliman, (1996). “CMOS
differential current conveyors and applications for analog
VLSI”. Analog Integrated Circuits and Signal Processing,
Vol. 11, pp. 35-45.
[8]. H.O. Elwan, A. M. Soliman, and M. Ismail, (2001). “A
CMOS Norton amplifier based digitally controlled VGA for
low power wireless applications”. IEEE Trans. Circuits Syst. II,
Vol. 48, No. 3, pp. 245-254.
[9]. J. Savoj and B. Razavi, “A 10-Gb/s CMOS Clock and
Data Recovery Circuit with a Half Rate Linear Phase
Detector”. IEEE J. Solid-State, Vol. 36, No. 5, pp. 761-768.
[10]. J. E. Rogers and J. R. Long, (2002). “A 10-Gb/s
CDR/DEMUX with LC Delay Line VCO in 0.18-µm CMOS”.
IEEE J. of Solid-State Circuits, Vol. 37, No. 12, pp. 1781-
1789.
[11]. A. Rezayee, and K. Martin, (2003). “A 9-16Gb/s clock
and data recovery circuit with three-state phase detector
and dual-path loop architecture”. 2003 European Solid-
State Circuits Conference: Conference Proceedings, pp.
683-686.
[12]. David Rennie, Manoj Sachdev, “A Novel Tri-State
Binary Phase Detector”. ISCAS 2007 IEEE International
Symposium on Digital Object Identifier, pp. 185-188.
[13]. John Carr, and Brian Frank, (2009). “Static Phase Offset in a Multiplying Phase Detector”. IEEE Microwave &
Wireless Components Letters, Vol. 19, No. 8, pp. 518-520.
[14]. M. Soyuer and R. G. Meyer, (1989). “High-frequency
phase-locked loops in monolithic bipolar technology”. IEEE
J. Solid-State Circuits, Vol. 24, No. 3, pp. 787–795.
[15]. M. Madihian, (1993). “A Wide Dynamic-Range Phase
Detector for Advanced Communication Systems
Application”. IEEE, Communications, Computers and
Power in the Modern Environment, Conference, pp. 192-195.
