A 65µA 8MHz Integrated Oscillator with LDO Regulator Supply for Low-Power Handheld SoC Applications

Jacob Day*, Paul Vulpoiu**, Jeffery Julich***, Donald Lie****
*Department of Electrical and Computer Engg.,Texas Tech,University,Lubbock,TX,U.S.A
**,***,Texas Instruments Inc.Dallas,TX,U.S.A.
****Associate Professor,Department of Electrical and Computer Engg.,Texas Tech,University,Lubbock,TX,U.S.A
Periodicity:April - June'2008
DOI : https://doi.org/10.26634/jee.1.4.369

Abstract

This paper discusses an 8MHz square wave oscillator used for a clock signal of the digital core of a mixed signal integrated circuit (IC). The frequency is determined by a bias current that charges a capacitor until it triggers a comparator with a voltage reference as the second input. A low drop out (LDO) voltage regulator is used to supply the oscillator so that variations in the battery voltage do not affect the oscillator. The circuits have been designed and taped out and the measured results are closed to the SPICE simulated values. The oscillator has low power consumption of 165 µW which is very attractive for a general handheld device that is operated off of a battery.

Keywords

Oscillator, Switched Capacitor, Analog Deglitch, Low Drop Out Regulator, SoC.

How to Cite this Article?

Jacob Day, Paul Vulpoiu , Jeffery Julich and Donald Lie (2008). A 65µA 8MHz Integrated Oscillator with LDO Regulator Supply for Low-Power Handheld SoC Applications. i-manager’s Journal on Electrical Engineering, 1(4), Apr-Jun 2008, Print ISSN 0973-8835, E-ISSN 2230-7176, pp. 9-14. https://doi.org/10.26634/jee.1.4.369

References

[1] . A. Hastings, The Art of Analog Layout Prentice Hall (2005).
[2] . A. Aloisio, R Branchini, F. Cevenini, V. Izzo, S. Loffredo and R. Lomoro, "Signal Integrity and Timing Issues of VME64x Double Edge Cycles", IEEE Transactions on Nuclear Science, pp. 520-525 (2006).
[3] . C.W. Lin and Y.J. Liu, "A Power Efficient and Fast Transient Response Low Drop-Out Regulator in Standard CMOS Process", IEEE Inti Symp. VLSI Design Automation and Test (VLDI-DAT], pp. 1 -4, Hsinchu, Taiwan, (2006).
[4] . C.K. Chava and J. Si Iva-Martinez, "A Frequency Compensation Scheme for LDO Voltage Regulators", IEEE Transactions on Circuits and Systems Vol. 5b pp. 1041-1050(2004).
[5] . G.A. Rincon-Mora and RE. Allen, "A Low-Voltage, Low Quiescent Current, Low Drop-Out Regulator", IEEE Journal of Solid-State Circuits, Vol. 33, pp. 36-44 (1998).
[6] . A.L.V. Boas, J.B.D. Soldera, A. Olmos, "A 1.8 V supply multi-frequency digitally trimmable on-chip 1C oscillator with low-voltage detection capability", IEEE 17th Symp. on Integrated Circuits and Systems Design [SBCCI], pp. 44-48, Brazil, Sept. 7-11, (2004).
If you have access to this article please login to view the article or kindly login to purchase the article

Purchase Instant Access

Single Article

North Americas,UK,
Middle East,Europe
India Rest of world
USD EUR INR USD-ROW
Pdf 35 35 200 20
Online 35 35 200 15
Pdf & Online 35 35 400 25

Options for accessing this content:
  • If you would like institutional access to this content, please recommend the title to your librarian.
    Library Recommendation Form
  • If you already have i-manager's user account: Login above and proceed to purchase the article.
  • New Users: Please register, then proceed to purchase the article.