Implementation of Low power High Speed 64-bit Memory Unit using New 8T SRAM Cell at 70 nm Technology

Pushpa Raikwal*, Vaibhav Neema**, Ajay Verma***
* Research Scholar, Department of Electronics and Telecommunication Engineering, Institute of Engineering and Technology, Devi Ahilya University, Indore, Madhya Pradesh, India.
** Assistant Professor, Department of Electronics and Instrumentation Engineering, Institute of Engineering and Technology, Devi Ahilya University, Indore, Madhya Pradesh, India.
*** Professor and Head, Department of Electronics and Instrumentation Engineering, Institute of Engineering and Technology, Devi Ahilya University, Indore, Madhya Pradesh, India.
Periodicity:June - August'2018

Abstract

Design and implementation of memory devices are becoming a challenge for the memory designers due to various limitations. Leakage power dissipation and low data stability are the main constraints, while designing memory integrated circuits. In this paper, a new 8T Static Random Access Memory (SRAM) cell, that adopts a single bit line scheme has been proposed to limit the leakage current as well as to gain high data stability. The proposed circuit consumes 671.22 pA leakage current during idle state of the circuit. It shows the high data stability 343 MV and 329 MV during read and hold state, respectively. Additionally, this paper contains 64-bit memory unit of the proposed 8T SRAM cell (8 x 8) array. The array comprises of row decoder, column decoder, and sense amplifier. The proposed 8T SRAM cell is 16.45X and 43.78X fast during read 0 and read 1 operations, respectively, while during write 0 and write 1 operations the delay is reduced up to 8.05% and 8.46%, respectively when compared with (8 x 8) array of 6T SRAM cell. During read 0 and read 1, it is fast by 16.45X and 43.78X, respectively. The average power consumption during read 1/0 and write 1/0 operations are 99.5% /60.05% and 99.61% /59.82% less as compare to 6T SRAM array, respectively.

Keywords

Leakage power dissipation, single bit-line scheme, data stability, 64-bit memory unit

How to Cite this Article?

Raikwal. P., Neema. V and Verma. A. (2018). Implementation of Low Power High Speed 64-Bit Memory Unit using 8T SRAM Cell at 70 nm Technology. i-manager's Journal on Electronics Engineering, 8(4), 26-33.

References

[1]. Amrutur, B. S., & Horowitz, M. A. (2001). Fast low-power decoders for RAMs. IEEE Journal of Solid-State Circuits, 36(10), 1506-1515.
[2]. Chang, L., Montoye, R. K., Nakamura, Y., Batson, K. A., Eickemeyer, R. J., Dennard, R. H., ... & Jamsek, D. (2008). An 8T-SRAM for variability tolerance and low-voltage operation in high-performance caches. IEEE Journal of Solid-State Circuits, 43(4), 956-963.
[3]. Grossar, E., Stucchi, M., Maex, K., & Dehaene, W. (2006). Read stability and write-ability analysis of SRAM cells for nanometer technologies. IEEE Journal of Solid- State Circuits, 41(11), 2577-2588.
[4]. Grossar, E., Stucchi, M., Maex, K., & Dehaene, W. (2006, March). Statistically aware SRAM memory array th design. In Proceedings of the 7 International Symposium on Quality Electronic Design (pp. 25-30). IEEE Computer Society.
[5]. Hua, C. H., Cheng, T. S., & Hwang, W. (2005, August). Distributed data-retention power gating techniques for column and row co-controlled embedded SRAM. In 2005 IEEE International Workshop on Memory Technology, Design, and Testing (MTDT'05) (pp. 129-134). IEEE.
[6]. Kushwah, C. B., Vishvakarma, S. K., & Dwivedi, D. (2014, May). Single-ended sub-threshold FinFET 7T SRAM cell without boosted supply. In IC Design & Technology (ICICDT), 2014 IEEE International Conference on (pp. 1-4). IEEE.
[7]. Kushwah, C. B., Vishvakarma, S. K., & Dwivedi, D. (2016). Single-Ended Boost-Less (SE-BL) 7T Process Tolerant SRAM Design in Sub-threshold Regime for Ultra-Low-Power Applications. Circuits, Systems, and Signal Processing, 35(2), 385-407.
[8]. Raikwal, P., Neema, V., & Verma, A. (2017). A New 8T SRAM Circuit with Low Leakage and High Data Stability Idle Mode at 70nm Technology. Oriental Journal of Computer Science and Technology, 10(1), 86-93.
[9]. Roy, K., & Prasad, S. C. (2000). Low Power CMOS VLSI st Circuits, 1 Ed. New York: Wiley.
[10]. Seevinck, E., List, F. J., & Lohstroh, J. (1987). Staticnoise margin analysis of MOS SRAM cells. IEEE Journal of Solid-State Circuits, 22(5), 748-754.
[11]. Tu, M. H., Lin, J. Y., Tsai, M. C., Jou, S. J., & Chuang, C. T. (2010). Single-ended subthreshold SRAM with asymmetrical write/read-assist. IEEE Transactions on Circuits and Systems I: Regular Papers, 57(12), 3039- 3047.
[12]. Wen, L., Li, Z., & Li, Y. (2013). Single-ended, robust 8T SRAM cell for low-voltage operation. Microelectronics Journal, 44(8), 718-728.
[13]. Yang, B. D., & Kim, L. S. (2005). A low-power SRAM using hierarchical bit line and local sense amplifiers. IEEE Journal of Solid-State Circuits, 40(6), 1366-1376.
[14]. Zhang, K., Bhattacharya, U., Chen, Z., Hamzaoglu, F., Murray, D., Vallepalli, N., ... & Bohr, M. (2005). SRAM design on 65-nm CMOS technology with dynamic sleep transistor for leakage reduction. IEEE Journal of Solid-State Circuits, 40(4), 895-901.

Purchase Instant Access

Single Article

North Americas,UK,
Middle East,Europe
India Rest of world
USD EUR INR USD-ROW
Pdf 35 35 200 20
Online 35 35 200 15
Pdf & Online 35 35 400 25

If you have access to this article please login to view the article or kindly login to purchase the article
Options for accessing this content:
  • If you would like institutional access to this content, please recommend the title to your librarian.
    Library Recommendation Form
  • If you already have i-manager's user account: Login above and proceed to purchase the article.
  • New Users: Please register, then proceed to purchase the article.