A Novel Diode Free Adiabatic Logic Threshold Inverter Quantizer for Flash ADC

Vishal Moyal*, Neeta Tripathi**
* Associate Professor, Department of Electronics and Telecommunication Engineering, SSTC, Bhilai, Chhattisgarh, India.
** Principal, Shri Shankaracharya College of Engineering, SSTC, Bhilai, Chhattisgarh, India.
Periodicity:March - May'2018
DOI : https://doi.org/10.26634/jele.8.3.14386


A novel Diode Free Adiabatic Logic (DFAL) based Threshold Inverter Quantizer (TIQ) is suggested in this work for implementing a 3-bit Flash type Analog to Digital Converter (FADC). For appropriate implementation of such TIQ, there is a necessity of rehabilitated reference voltage for each of the comparator and this task is accomplished methodically by sizing the transistors of the TIQ comparators. The suggested work is carried out with TSMC 65 nm Technology on Cadence-Virtuoso-IC616 version. The average power dissipation by the proposed FADC simulated at 1.2 V and and for 1fF capacitive load is 5.5 μW, which is 66% less than that of the power consumed by CMOS-TIQ based FADC at 100 Hz.


Diode Free Adiabatic Logic (DFAL), Complementary Metal Oxide Semiconductor (CMOS), TIQ, FADC, T2MB, Differential Non Linearity (DNL), Integral Non-Linearity (INL), Total Harmonic Distortion (THD), Signal to Noise Ratio (SNR), Spurious Free Dynamic Range (SFDR).

How to Cite this Article?

Moyal. V and Tripathi. N (2018). A Novel Diode Free Adiabatic Logic Threshold Inverter Quantizer for Flash ADC. i-manager's Journal on Electronics Engineering, 8(3), 14-17. https://doi.org/10.26634/jele.8.3.14386


[1]. Cho, T. B., & Gray, P. R. (1994, May). A 10-bit, 20-MS/s, 35-mW pipeline A/D converter. In Custom Integrated Circuits Conference, 1994., Proceedings of the IEEE 1994 (pp. 499-502). IEEE.
[2]. Kaess, F., Kanan, R., Hochet, B., & Declercq, M. (1997, June). New encoding scheme for high-speed flash ADCs. In Circuits and Systems, 1997. ISCAS'97, Proceedings of 1997 IEEE International Symposium on (Vol. 1, pp. 5-8). IEEE.
[3]. Kanan, R., Kaess, F., & Declercq, M. (1999, July). A 640 mW high accuracy 8-bit 1 GHz flash ADC encoder. In Circuits and Systems, 1999. ISCAS'99. Proceedings of the 1999 IEEE International Symposium on (Vol. 2, pp. 420- 423). IEEE.
[4]. Lee, D., Yoo, J., Choi, K., & Ghaznavi, J. (2002, August). Fat tree encoder design for ultra-high speed flash A/D converters. In Circuits and Systems, 2002. MWSCAS- 2002. The 2002 45 Midwest Symposium on (Vol.2, pp.87- 90). IEEE.
[5]. Sail, E., & Vesterbacka, M. (2004, November). A multiplexer based decoder for flash analog-to-digital converters. In TENCON 2004. 2004 IEEE Region 10 Conference (Vol. 500, pp. 250-253). IEEE.
[6]. Teichmann, P. (2012). Fundamentals of adiabatic logic. In Adiabatic Logic (pp. 5-22). Springer, Dordrecht.
[7]. Upadhyay, S., Nagaria, R. K., & Mishra, R. A. (2013). Low-power adiabatic computing with improved quasistatic energy recovery logic. VLSI Design, 2013.
[8]. Yoo, J. (2003). A TIQ based flash A/D Converter for Systemon-Chip Applications (Doctoral Dissertation, The Pennsylvania State University).
[9]. Yoo, J., Choi, K., & Tangel, A. (2001, May). A 1-GSPS CMOS flash A/D converter for system-on-chip applications. In VLSI 2001. Proceedings. IEEE Computer Society Workshop on (pp. 135-139). IEEE.

Purchase Instant Access

Single Article

North Americas,UK,
Middle East,Europe
India Rest of world
Pdf 35 35 200 20
Online 35 35 200 15
Pdf & Online 35 35 400 25

If you have access to this article please login to view the article or kindly login to purchase the article
Options for accessing this content:
  • If you would like institutional access to this content, please recommend the title to your librarian.
    Library Recommendation Form
  • If you already have i-manager's user account: Login above and proceed to purchase the article.
  • New Users: Please register, then proceed to purchase the article.