Design of Dual-Power-Supply-SRAM and Measure of Active and Standby Mode Power by using BL Calculator

P. Lokesh*, T.Munireddy**, J.V Pesha***
*,*** Assistant Professor, Department of Electronics and Communication Engineering, VEMU Institute of Technology, Andhra Pradesh, India.
** Associate Professor, Department of Electronics and Communication Engineering, VEMU Institute of Technology, Andhra Pradesh, India.
Periodicity:June - August'2018

Abstract

In this paper, an efficient Dual power supply Static Random Access Memory (SRAM) is designed which reduces power consumption in Active and Standby mode. To achieve this, different circuit techniques is introduced to minimize both power modes particularly at room temperature. If the circuit operates in Active mode, a Bit Line (BL) power calculator is used uniformly to set the supply voltages between the cells or nets. In the stand-by mode, a digitally controllable retention circuit is used to regulate the supply voltages with small control power. Efficient circuit techniques of SRAM reveal the power reduction of 27% in Active mode and 85% in Stand-by mode. The design is carried out in Code Composer Studio (CCS) as the software environment and MSP430G2553 is the target Hardware device. When compared with the conventional schemes, the proposed design reduces power consumption at a greater extent.

Keywords

SRAM, Active Mode, Stand-by Mode, BL Power, Retention Circuit, CC Studio.

How to Cite this Article?

Lokesh. P and Munireddy.T and Pesha. J. V. (2018). Design of Dual-Power-Supply-SRAM and Measure of Active and Standby Mode Power by Using Bl Calculator. i-manager's Journal on Electronics Engineering, 8(4), 19-25.

References

[1]. Chen, Y. H., Chan, W. M., Chou, S. Y., Liao, H. J., Pan, H. Y., Wu, J. J., ... & Yamauchi, H. (2008, June). A 0.6 V 45 nm adaptive dual-rail SRAM compiler circuit design for lower VDD_min VLSIs. In VLSI Circuits, 2008 IEEE Symposium on (pp. 210-211). IEEE.
[2]. Fujimura, Y., Hirabayashi, O., Sasaki, T., Suzuki, A., Kawasumi, A., Takeyama, Y., ... & Yabe, T. (2010, February). A configurable SRAM with constant-negative- 2 level write buffer for low-voltage operation with 0.149 m cell in 32 nm high-k metal-gate CMOS. In Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2010 IEEE International (pp. 348-349). IEEE.
[3]. Hirabayashi, O., Kawasumi, A., Suzuki, A., Takeyama, Y., Kushida, K., Sasaki, T., ... & Shizuki, Y. (2009, February). A process-variation-tolerant dual-power-supply SRAM with 2 0.179 m cell in 40 nm CMOS using level-programmable wordline driver. In Solid-State Circuits Conference-Digest of Technical Papers, 2009. ISSCC 2009. IEEE International (pp. 458-459). IEEE.
[4]. Kawasumi, A., Yabe, T., Takeyama, Y., Hirabayashi, O., Kushida, K., Tohata, A., ... & Otsuka, N. (2008, February). A single-power-supply 0.7 V 1GHz 45 nm SRAM with an asymmetrical unit-ß-ratio memory cell. In Solid- State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International (pp. 382-383). IEEE.
[5]. Khellah, M., Kim, N. S., Howard, J., Ruhl, G., Sunna, M., Ye, Y., ... & Pandya, G. (2006, February). A 4.2 GHz 0.3 2 mm 256 kb Dual-V/sub cc/SRAM building block in 65 nm CMOS. In Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International (pp. 2572-2581). IEEE.
[6]. Kushida, K., Hirabayashi, O., Tachibana, F., Hara, H., Kawasumi, A., Suzuki, A., ... & Sasaki, S. (2011, November). A trimless, 0.5 V–1.0 V wide voltage operation, high density SRAM macro utilizing dynamic cell stability monitor and multiple memory cell access. In Solid State Circuits Conference (A-SSCC), 2011 IEEE Asian (pp. 161-164). IEEE.
[7]. Mair, H., Wang, A., Gammie, G., Scott, D., Royannez, P., Gururajarao, S., ... & Culp, N. (2007, June). A 65-nm mobile multimedia applications processor with an adaptive power management scheme to compensate for variations. In VLSI Circuits, 2007 IEEE Symposium on (pp. 224-225). IEEE.
[8]. Nii, K., Yabuuchi, M., Tsukamoto, Y., Ohbayashi, S., Oda, Y., Usui, K., ... & Makino, H. (2008, June). A 45-nm single-port and dual-port SRAM family with robust read/write stabilizing circuitry under DVFS environment. In VLSI Circuits, 2008 IEEE Symposium on (pp. 212-213). IEEE.

Purchase Instant Access

Single Article

North Americas,UK,
Middle East,Europe
India Rest of world
USD EUR INR USD-ROW
Pdf 35 35 200 20
Online 35 35 200 15
Pdf & Online 35 35 400 25

If you have access to this article please login to view the article or kindly login to purchase the article
Options for accessing this content:
  • If you would like institutional access to this content, please recommend the title to your librarian.
    Library Recommendation Form
  • If you already have i-manager's user account: Login above and proceed to purchase the article.
  • New Users: Please register, then proceed to purchase the article.