A Design and Implementation of High Speed Ieee-754 Double Precision Floating Point Unit Based on Vedic Techniques

Rahul Kumar Agrawal*, Rhythm Tyagi**, Madan Mohan Tripathi***
Rahul Kumar Agrawal  Rhythm Tyagi  Madan Mohan Tripathi
*-**UG Scholar, Department of Electrical Engineering, Delhi Technological University, India.
***Professor, Department of Electrical Engineering, Delhi Technological University, India.
Periodicity:September - November'2017
DOI : https://doi.org/10.26634/jele.8.1.13836

Abstract

In this paper, a high speed 64-bit double precision Floating Point Unit (FPU) using Vedic mathematics is proposed. In a general processor, the multiplication and division architectures play a crucial role in deciding the overall speed of the system. However, the standard algorithms are sequential units and reduce the performance of the processor. Vedic Mathematics on the other hand offers a new holistic approach of realizing these operations in a combinational unit. In the proposed architecture, the multiplication operation has been implemented using a 54-bit Vedic multiplier based on Urdhva Tiryagbhyam Algorithm while an optimized binary division architecture using Nikhilam Sutra is realized. The proposed method is coded in Verilog High Description Language (HDL), synthesized for Spartan 6 Field-Programmable Gate Array (FPGA) board and simulated using Xilinx Vivado Design Suite. An operating frequency of 205.08 MHz has been attained, which is 92.61% faster than the conventional implementation of a 64-bit floating point unit. The number of slice registers required for the overall realization of the FPU has also been reduced significantly by 94.3% and hence reducing the area requirement of the FPU in a general processor.

Keywords

Floating Point Unit, Vedic Mathematics, Verilog, Double Precision, FPGA

How to Cite this Article?

Agrawal, R.K., Tyagi, R., Tripathi, M.M. (2017). A Design and Implementation of High Speed Ieee-754 Double Precision Floating Point Unit Based on Vedic Techniques. i-manager’s Journal on Electronics Engineering, 8(1), 19-27. https://doi.org/10.26634/jele.8.1.13836

References

References

[1]. Gadakh, S. N. & Khade, A. S. (2016). FPGA Implementation of High Speed Vedic Multiplier. International Conference and Workshop on Electronics and Telecommunication Engineering (ICWET) (pp. 184- 187). DOI: 10.1049/cp.2016.1144.
[2]. Gupta, A., Malviya, U., & Kapse, V. (2012). A novel approach to design high speed arithmetic logic unit based on ancient vedic multiplication technique. International Journal of Modern Engineering Research (IJMER), 2(4), 2695-2698.
[3]. IEEE Computer Society. (1985). IEEE Standard for Binary Floating-Point Arithmetic, IEEE Std 754,1985.
[4]. Kshirsagar, C. A., & Palsodkar, P. M. (2014). An FPGA Implementation of IEEE - 754 Double Precision Floating Point Unit using Verilog. International Journal of Electrical, Electronics, and Data Communication, 2(6), 1-3.
[5]. Maharaja, J. S. S. B. K. T. (1994). Vedic Mathematics, Motilal Banarsidass, New Delhi, India.
[6]. Pramod, P., Nisha, C. K., Saranya, M. K., Nithya, K., & Chithra, S. (2015). Design of Fast Multipliers using Vedic Mathematics. International Journal of Electrical, Electronics and Computer Systems (IJEECS), 3(2).
[7]. Saha, P., Banerjee, A., Bhattacharyya, P., & Dandapat, A. (2011, December). Vedic divider: Novel architecture (ASIC) for high speed VLSI applications. In Electronic System Design (ISED), 2011 International Symposium on (pp. 67-71). IEEE.
[8]. Senapati, R., Bhoi, B. K., & Pradhan, M. (2013, April). Novel binary divider architecture for high speed VLSI applications. In Information & Communication Technologies (ICT), 2013 IEEE Conference on (pp. 675- 679). IEEE.
[9]. Swathi, G. R. & Veena, R. (2014). Design of IEEE-754 Double Precision Floating Point Unit using Verilog, International Journal of Engineering Research & Technology (IJERT), 3(4), 1136-1139.
[10]. Tej, S. B. (2013, December). Vedic divider-A high performance computing algorithm for VLSI applications. In Circuits, Controls and Communications (CCUBE), 2013 International Conference on (pp. 1-5). IEEE.

Purchase Instant Access

Single Article

North Americas,UK,
Middle East,Europe
India Rest of world
USD EUR INR USD-ROW
Pdf 35 35 200 20
Online 35 35 200 15
Pdf & Online 35 35 400 25

If you have access to this article please login to view the article or kindly login to purchase the article
Options for accessing this content:
  • If you would like institutional access to this content, please recommend the title to your librarian.
    Library Recommendation Form
  • If you already have i-manager's user account: Login above and proceed to purchase the article.
  • New Users: Please register, then proceed to purchase the article.