Predictive Analysis in VLSI Design

Tom Page*, Gisli Thorsteinsson**
DOI : https://doi.org/

Abstract

Advances in silicon technology have made possible the design of very large scale integration (VLSI) chips. The size of these designs has reached a level where the design activity is carried out by a team of designers rather than an individual. The complexity of the designs and the merging of functional islands from different designers can lead to mistakes (bugs) in the chip.

This paper details the methods used by the Subsystems Electronics hardware design group (based at IBM Havant) to minimise the possibility of releasing a chip containing bugs.  In most cases the design will have cost and schedule constraints, and there is a trade-off between the amount of time and exhibit expended at the design and simulation phases, and the risk of sending a chip for fabrication before all the bugs have been found. The problem of determining when a chip should be released for fabrication has been addressed by the use of statistical analysis to assess when the simulation is complete or no longer likely to find mistakes.

Keywords

VLSI Design, Simulation.

How to Cite this Article?

Tom Page and Gisli Thorsteinsson (2010). Predictive Analysis in VLSI Design. i-manager’s Journal on Software Engineering, 4(4), Apr-Jun 2010, Print ISSN 0973-5151, E- 2230-7168, pp. 33-39.

References

[1]. Dao, H.Q., Zeydel, B.R. and Oklobdzija, V.G. (2003). Energy minimization method for optimal energy-delay extraction, Proceedings of IEEE Solid-State Circuits Conference, pp. 177–180.
[2]. IEEE, (1988) IEEE Standard VHDL Language Reference Manual Std, 1076-1987.
[3]. Ohba, M. (1984). ''SPQL: Software Test Result Evaluation and Quality assurance's. IEEE Catalogue no. 84CH2028-9.
[4]. Rabaey, J.M., Chandrakasan, A., and Niklolic, B. nd (2003). Digital Integrated Circuits: A Design Perspective (2 ed.), Prentice Hall.
[5]. Thorsteinsson, G., and Page, T. (2007a). Technology Mapping of Functions in IC Design, December 2007, pp 1- 8, Society of Manufacturing Engineers (SME), Dearborn, Mi, USA, Technical Paper (TP07PUB216).
[6]. Thorsteinsson, G., and Page, T., (2007b) Advanced Design Rules in Routing, December 2007, pp 1-8, Society of Manufacturing Engineers (SME), Dearborn, Mi, USA, Technical Paper (TP07PUB215).
[7]. Thorsteinsson, G., and Page, T. (2007c) Technology Mapping of Functions in IC Design, December 2007, pp 1- 8, Society of Manufacturing Engineers (SME), Dearborn, Mi, USA, Technical Paper (TP07PUB216).
[8]. Thorsteinsson, G., and Page, T. (2007d). Global Routing in IC Design, December 2007, pp 1-8, Society of Manufacturing Engineers (SME), Dearborn, Mi, USA, Technical Paper (TP07PUB221).
If you have access to this article please login to view the article or kindly login to purchase the article
Options for accessing this content:
  • If you would like institutional access to this content, please recommend the title to your librarian.
    Library Recommendation Form
  • If you already have i-manager's user account: Login above and proceed to purchase the article.
  • New Users: Please register, then proceed to purchase the article.

Purchase Instant Access

Single Article

USD EUR INR
Print 35 35 200
Online 35 35 200
Print & Online 35 35 400