i-manager Publications

Speed Enhancement of Modified Booths Encoding Algorithm Using Verilog HDL

Gopi Chand Naguboina*, T. Sravya**

* Department of Electronics and Communication Engineering, MVGR College of Engineering (A), Vizianagaram, Andhra Pradesh, India.

** Department of Electrical and Electronics Engineering, Lendi Institute of Engineering and Technology (A), Vizianagaram, Andhra Pradesh, India.

Periodicity:January - March'2019
DOI : https://doi.org/10.26634/jdp.7.1.16434

Abstract

This paper presents the design and implementation of Modified Booths encoding algorithm with enhanced speed. Multiplication is the most commonly used operation in every step of arithmetic. The speed of multiplier determines the speed of processor. So, there is a need for high speed multiplier. Adders play a dominant role in arithmetic addition of partial products. Increase in the speed of any arithmetic operation results in the increase of speed of overall operation of multiplier. So the main focus in this paper is to increase the speed of adder in turn increasing the speed of multiplication process. An algorithm is proposed using Modified Booths algorithm, Wallace tree structure, and Kogge-Stone adder design. MBE reduces the number of partial products and has least latency compared to other multiplier algorithms. Wallace tree structure increases the speed of accumulation of partial products. A Kogge-Stone adder design is used in the multiplier design, which yields to reduced delay and area. The proposed Modified Booth Multiplier design shows better performance compared to that of the conventional method using Kogge-Stone Adder and has advantages of reduced area overhead and critical path delay. The proposed design has been synthesized using Xilinx ISE 14.2 design tool using Verilog HDL.

Keywords

MBE Algorithm, Booth Encoder, Booth Decoder, Wallace Tree Multiplier, Kogge-Stone Adder.

How to Cite this Article?

Naguboina, G. C., & Sravya. T. (2019). Speed Enhancement of Modified Booths Encoding Algorithm Using Verilog HDL. i-manager’s Journal on Digital Signal Processing, 7(1), 20-27. https://doi.org/10.26634/jdp.7.1.16434

References

[1]. Bano, N. (2012). VLSI Design of low power booth multiplier. International Journal of Scientific & Engineering Research, 3(2), 2-4. https://doi.org/10.1109/ TC.2006.156

[2]. Kang, J. Y., & Gaudiot, J. L. (2006). A simple high-speed multiplier design. IEEE Transactions on Computers, 55(10), 1253-1258. https://doi.org/10.1109/TC.2006.156

[3]. Kaur, S., & Bansal, M. G. (2011). FPGA implementation of efficient modified booth wallace multiplier (Doctoral dissertation, Thapar University).

[4]. Mitra, A., & Bakshi, A. (2015, May). Performance Improvement of a Modified Carry Select Adder. In 24^th IRF International Conference (pp. 69-77).

[5]. Parmar, S., & Singh, K. P. (2013, February). Design of rd high speed hybrid carry select adder. In 2013 3^rdIEEE International Advance Computing Conference (IACC) (pp. 1656-1663). IEEE. https://doi.org/10.1109/IAdCC. 2013.6514477

[6]. Rajput, R. P., & Swamy, M. S. (2012, March). High speed Modified Booth Encoder multiplier for signed and unsigned numbers. In 2012 UKSim 14^th International Conference on Computer Modelling and Simulation (pp. 649-654). IEEE. https://doi.org/10.1109/UKSim.2012.99

[7]. Saini, J., Agarwal, S., & Kansal, A. (2015, March). Performance, analysis and comparison of digital adders. In 2015 International Conference on Advances in Computer Engineering and Applications (pp. 80-83). IEEE. https://doi.org/10.1109/ICACEA.2015.7164650

[8]. Saxena, P., Purohit, U., & Joshi, P. (2013). Analysis of low power, area-efficient and high speed fast adder. International Journal of Advanced Research in Computer and Communication Engineering, 2(9), 3705-3710.

[9]. Seo, Y. H., & Kim, D. W. (2009). A new VLSI architecture of parallel multiplier–accumulator based on Radix-2 modified Booth algorithm. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 18(2), 201-208. https://doi.org/10.1109/TVLSI.2008.2009113

[10]. Trivedi, M. J., Nayak, V. M., & Vayada, M. G. (2015). Implementation of parallel multiplier using advanced modified booth encoding algorithm. International Journal of Engineering Development and Research, 3(2), 622-628.

	North Americas,UK, Middle East,Europe		India	Rest of world
	USD	EUR	INR	USD-ROW
Pdf	35	35	200	20
Online	35	35	200	15
Pdf & Online	35	35	400	25

Speed Enhancement of Modified Booths Encoding Algorithm Using Verilog HDL

Abstract

Keywords

How to Cite this Article?

References

If you have access to this article please login to view the article or kindly login to purchase the article

Purchase Instant Access

Options for accessing this content: