# VOLTAGE MODE SECOND ORDER NOTCH/ALL - PASS FILTER REALIZATION USING OTRA

By

### RASHIKA ANURAG \* NEETA PANDEY \*\* ROHAN CHANDRA \*\*\* RAJESHWARI PANDEY \*\*\*\*

\* Associate Professor, Department of Electronics and Communication Engineering, JSS Academy of Technical Education, NOIDA, India. \*\*\_\*\*\*\* Associate Professor, Department of Electronics and Communication Engineering, Delhi Technological University, Delhi, India.

#### ABSTRACT

This paper presents a Second Order Notch/All pass filter based on Operational Transresistance Amplifier (OTRA). It uses two OTRA's and five resistances. To add electronic tunability, the filter uses a capacitor array that can be controlled by switches. The switches are also used to provide inverting and non inverting Notch/All pass as response. This adds flexibility in phase response of all pass filter. The notch/all pass configuration is a modified extension of the Delyiannis-Friend circuit. Through the addition of a second active block which basically acts as a summer for the input voltage and the output of the first OTRA block. The functionality of the proposed filters is verified through SPICE simulations using CMOS based implementation of OTRA. The power supply for the implementation is 1.5V and is based on 0.5 submicron technology. Keywords: Notch Filter, All Pass Filter, Delay Equalizer, OTRA.

INTRODUCTION

The OTRA (Cam, Kacar, Cicekoglu, H. Kuntman and A. Kuntman, (2003); Chen, Tsao, Liu and Chiu, (1995); Chien, (2014); Lo, Chien and Chiu, (2009); Mostafa and Soliman, (2006); R. Pandey, N. Pandey, Sriram and Paul, (2012); Salama and Soliman, (1999, 2000)) has emerged as an alternate analog building block since it inherits all the advantages offered by current mode techniques. The OTRA is a high gain current input voltage output device. Due to low impedance input and output terminals, limitations on the response by the time constants of the capacitors are reduced. The device is unaffected by stray capacitances due to virtually grounded inputs (Chien, 2014). Ideally, the transresistance gain of OTRA approaches are infinity and external negative feedback must be used which forces the input currents to be equal.

The continuous time filters are imperative in signal processing applications. The second order filters being basic building block in realisation of higher order filters, are important class of circuit. The notch filters are used to suppress the magnitude of a particular frequency while passing other frequencies un-attenuated. The all pass filter also known as delay equaliser is widely used for linearizing the phase. The literature survey on OTRA based second order notch/all pass filters (Cakir, Cam and Cicekoglu, (2005); Chang, Ko, Guo, Hou and Horng, (2015); Chen, Tsao and Liu, (2001); Chen et al., (1995); Gokcen and Cam, (2009); Gokcen, Kilinc and Cam, (2011); Kilinc and Cam, (2005); Kilinc, Keskin and Cam, (2007); R. Pandey et al., (2012); Salama and Soliman, (1999) is comprehended in Table 1 which shows that the structures,

- use excessive numbers of active components (Chen et al., (1995); Gokcen et al., (2011); R. Pandey et al.,(2012));
- large number of capacitances (Chang et al., (2015);Chen et al., (2001); Chen et al., (1995); Gokcen and Cam, (2009); Kilinc and Cam, (2005); Kilinc et al., (2007); Salama and Soliman, (1999)) and resistances (Gokcen et al., (2011); R. Pandey et al., (2012));
- requires negative resistance (Salama and Soliman, (1999) and hence will require additional active components;
- cannot provide filter responses with equal capacitance values (Cakir et al., (2005); Gokcen and Cam, (2009); Kilinc and Cam, (2005); Kilinc et al., (2007))
- can provide only notch response (Chang et al., 2015)

- require modification in input excitation terminals for all pass and notch response (Chen et al., 2001)
- need topological change for all pass and notch responses (Chen et al., 1995)

It is clear from the above discussion that the available structures have one or more limitations in terms of number of active and passive components, available responses and modification of excitation terminal or topology. The objective of this paper is to present a second order notch/ all pass filter based on OTRA which is free from these limitations. It uses two OTRAs, five resistors and two capacitive arrays to achieve electronic tenability. Additionally, it uses two switches to add further flexibility by providing both non-inverting and inverting response; and phase shift from to 180° to -180° or 0° to -360°

The paper is arranged in five sections. The terminal properties and its CMOS schematic is briefly discussed first in section 1 and is followed by proposed notch/ all pass filter. Section 2 brings forward the behaviour of proposed circuit in presence of OTRA non idealities. Simulation results are given in section 3 and the paper in concluded in the last section.

#### 1. Circuit Description

The OTRA, as depicted in Figure 1, is a three terminal

Ref. No.	No. of R/C	NO. of OTRAs	Additional active element required	Topological change needed	Equicapa- citance realization possible	Possible change in input excitation terminal
(Salama& Soliman, 1999)	5/3	2	no	yes	yes	no
(Chen et al., 1995)	4/5	3	yes	no	yes	no
(Gokcen & Cam, 2009)	3/3	1	no	no	no	no
(Cakir et al., 2005)	4/2	1	no	no	no	no
(Kilinc & Cam, 2005)	3/3	1	no	no	no	no
(Chen et al., 2001)	4/6	2	no	no	yes	yes
(Kilinc et al., 2007)	4/4	1	no	no	no	no
(Chang et al., 2015)	4/3	2	no	no	yes	no
(Gokcen et al. <i>,</i> 2011)	8/2	3	no	no	yes	no
(R. Pandey et al., 2012)	12/2	5	no	no	yes	no

Table 1. Summary of Available Notch/All Pass Filters

current mode analog device with two low-impedance input terminals and one low-impedance output terminal. The input terminals of the OTRA are virtually grounded. The input and output terminal of an OTRA can be characterized by the matrix of (1)

$$\begin{bmatrix} V_{p} \\ V_{n} \\ V_{0} \end{bmatrix} = \begin{bmatrix} 0 & 0 & 0 \\ 0 & 0 & 0 \\ R_{m} & -R_{m} & 0 \end{bmatrix} \begin{bmatrix} I_{p} \\ I_{n} \\ I_{0} \end{bmatrix}$$
(1)

Where  $R_m$  is the transresistance gain of the ideal OTRA. Ideally,  $R_m$  value of the gain is very high, therefore the OTRA has to be used in negative feedback configuration for linear applications.

The CMOS based schematic of OTRA (Mostafa & Soliman, 2006) is shown in Figure 2. The transistors M1 – M13 form current differencing circuit and provide a virtual ground at p and n terminals whereas common source amplifier (M14) provides high gain.

The proposed OTRA based notch/all pass filter is shown in



Figure 1. The OTRA Block



Figure 2. OTRA Block using CMOS Implementation (Mostafa & Soliman, 2006)



Figure 3(a). Proposed Second Order Notch/All Pass Circuit (b) C Array Implementation

Figure 3. It uses two OTRAs. The first OTRA provides an inverting band pass response, while the second one simply performs addition of the input signal and output of first OTRA.

The transfer function of the circuit of Figure 3 is computed as:

$$\left(\frac{V_{out}}{V_{in}}\right)_{S_{1\_closed}} = -\left(\frac{s^2 - \frac{s}{C_{array}}\left(\frac{1}{R_1} - \frac{2}{R_2}\right) + \frac{1}{R_1 R_2 C_{array}}^2}{s^2 + \frac{s}{C_{array}}\left(\frac{2}{R_2}\right) + \frac{1}{R_1 R_2 C_{array}}^2}\right)$$
(2)

for switch \$1 closed and,

$$\left(\frac{V_{out}}{V_{in}}\right)_{S_{2\_closed}} = \frac{s^2 - \frac{s}{C_{array}} \left(\frac{1}{R_1} - \frac{2}{R_2}\right) + \frac{1}{R_1 R_2 C_{array}}}{s^2 + \frac{s}{C_{array}} \left(\frac{2}{R_2}\right) + \frac{1}{R_1 R_2 C_{array}}^2}$$
(3)  
switch S2 closed

for switch \$2 closed.

By choosing  $R_2 = 2R_1$ , the transfer functions of equations (2) and (3) reduce respectively to,

$$H_{1}(s) = \left(\frac{V_{out}}{V_{in}}\right)_{S_{1\_cloued}} = -\left(\frac{s^{2} + \frac{1}{2R_{1}^{2}C_{array}^{2}}}{s^{2} + \frac{s}{C_{array}}\left(\frac{2}{R_{1}}\right) + \frac{1}{2R_{1}^{2}C_{array}^{2}}}\right)$$
(4)

for switch \$1 closed, and

$$H_{2}(s) = \left(\frac{V_{out}}{V_{in}}\right)_{s_{2\_closed}} = \frac{s^{2} + \frac{1}{2R_{1}^{2}C_{array}^{2}}}{s^{2} + \frac{s}{C_{array}}\left(\frac{2}{R_{1}}\right) + \frac{1}{2R_{1}^{2}C_{array}^{2}}}$$
(5)

for switch S2 closed.

The transfer functions of equations (4) and (5) correspond to the inverting and non inverting notch filters and are characterized by the following pole frequency ( $\omega_o$ ) and bandwidth  $\left(\frac{\omega_o}{\omega_o}\right)$ 

$$\omega_{o} = \frac{1}{RC_{array}}$$

$$\frac{\omega_{o}}{Q} = \frac{2}{RC_{array}}$$
(6)

With a selection of  $R_2 = 4R_1$ , equations (2) and (3) modify to

$$H_{3}(s) = \left(\frac{V_{out}}{V_{in}}\right)_{S_{1\_clouel}} = -\left(\frac{s^{2} - \frac{s}{C_{array}}\left(\frac{2}{R_{1}}\right) + \frac{1}{4R_{1}^{2}C_{array}^{2}}}{s^{2} + \frac{s}{C_{array}}\left(\frac{2}{R_{1}}\right) + \frac{1}{4R_{1}^{2}C_{array}^{2}}}\right)$$
(7)

for switch \$1 closed

and,

$$H_{4}(s) = \left(\frac{V_{out}}{V_{in}}\right)_{S_{2\_closed}} = \frac{s^{2} - \frac{s}{C_{array}}\left(\frac{2}{R_{1}}\right) + \frac{1}{4R_{1}^{2}C_{array}^{2}}}{s^{2} + \frac{s}{C_{array}}\left(\frac{2}{R_{1}}\right) + \frac{1}{4R_{1}^{2}C_{array}^{2}}}$$
(8)

for switch \$2 closed.

A close observation of equations (7) and (8) show that these transfer functions represent inverting and non inverting all pass responses, the argument of equations (7) and (8) are given by equations (9) and (10).

$$\arg(H_{3}(s)) = 180^{\circ} - 2\tan^{-1} \left(\frac{\frac{1}{2R_{1}C_{array}}}{\frac{1}{4R_{1}^{2}C_{array}^{2}} - \omega^{2}}\right)$$
(9)

and,

$$\arg(H_4(s)) = -2 \tan^{-1} \left( \frac{\frac{1}{2R_1C_{array}}}{\frac{1}{4R_1^2C_{array}^2} - \omega^2} \right)$$
(10)

The phase of transfer function  $H_3(s)$  changes from + 180° to -180° whereas the variation for  $H_4(s)$  is from 0°; through -180° to -360°.

#### 2. Non-Ideality Analysis

The transfer function in section 1 is derived by assuming

infinite transresistance gain. The practical behavior of the active block, however, differs from ideal one. Practically  $R_m$  is a finite frequency dependant value. Considering a single pole model for the transresistance gain,  $R_m$  can be expressed as

$$R_m(s) = \left(\frac{R_o}{1 + \frac{s}{\omega_o}}\right) \tag{11}$$

For high frequency applications, the transresistance gain  $R_m(s)$  reduces to,  $R_m(s) \approx \left(\frac{1}{sC_p}\right)$ ,

where 
$$C_p = \frac{1}{R_o \omega_o}$$

Taking the finite trans impedance into account, the transfer function of equation (2), changes to

$$H_{n}(s) = \frac{V_{o}}{V_{in}} = -\left(\frac{\left(\frac{1}{R_{1}R_{2}} + \frac{2sC_{array}}{R_{2}} + \frac{sC_{p1}}{R_{1}} + 2s^{2}C_{array}C_{p1} + \left(sC_{array}\right)^{2}\right) - \frac{sC_{array}}{R_{1}}}{\left(\frac{1}{R_{1}R_{2}} + \frac{2sC_{array}}{R_{2}} + \frac{sC_{p1}}{R_{1}} + 2s^{2}C_{array}C_{p1} + \left(sC_{array}\right)^{2}\right)\left(1 + sC_{p2}R\right)}\right)$$
(12)

Transfer function equation (12) can be rewritten as,

$$H_n(s) = \frac{P_1 s^2 + P_2 s + P_3}{Q_1 s^2 + Q_2 s + Q_3}$$
(13)

where

$$P_{1} = 2C_{array}C_{p1} + C_{array}^{2}$$

$$P_{2} = \frac{2C_{array}}{R_{2}} + \frac{C_{p1}}{R_{1}} - \frac{C_{array}}{R_{1}}$$

$$P_{3} = \frac{1}{R_{1}R_{2}}$$

and,

$$\begin{split} \mathcal{Q}_{1} &= 2C_{array}C_{p1} + C_{array}^{2} + \frac{2C_{array}C_{p2}R}{R_{2}} + \frac{C_{p1}C_{p2}R}{R_{1}} \\ \mathcal{Q}_{2} &= \frac{C_{p2}R}{R_{1}R_{2}} + \frac{2C_{array}}{R_{2}} + \frac{C_{p1}}{R_{1}} \\ \mathcal{Q}_{3} &= \frac{1}{R_{1}R_{2}} \end{split}$$

Choosing the operating frequencies much below  $\left(\frac{1}{RC_{p2}}\right)$ and selecting external capacitors much higher than  $C_{pxr}$ that is,  $C_{array} > > C_{px}$  where  $\alpha = 1, 2$ , the transfer function of equation (12) reduces to,

$$P_{1} = 2C_{array}C_{p1} + C_{array}^{2}$$

$$= C_{array}^{2} \left(\frac{2C_{p1}}{C_{array}} + 1\right)$$

$$= C_{array}^{2}$$

$$P_{2} = \frac{2C_{array}}{R_{2}} + \frac{C_{p1}}{R_{1}} - \frac{C_{array}}{R_{1}}$$

$$= C_{array}\left(\left(\frac{2}{R_{2}} - \frac{1}{R_{1}}\right) + \frac{C_{p1}}{C_{array}} \cdot \frac{1}{R_{1}}\right)$$
(14)

$$=C_{array}\left(\frac{2}{R_2}-\frac{1}{R_1}\right) \tag{15}$$

$$P_3 = \frac{1}{R_1 R_2}$$
(16)

Similarly,

$$Q_{1} = 2C_{array}C_{p1} + C_{array}^{2} + \frac{2C_{array}C_{p2}R}{R_{2}} + \frac{C_{p1}C_{p2}R}{R_{1}}$$
$$= C_{array}^{2} \left(\frac{2C_{p2}R}{R_{2}C_{array}} + \frac{2C_{p1}}{C_{array}} + 1 + \frac{C_{p1}C_{p2}R}{R_{1}C_{array}}\right)$$
$$= C_{array}^{2}$$
(17)

$$Q_{2} = \frac{C_{p2}R}{R.R.} + \frac{2C_{array}}{R.} + \frac{C_{p1}}{R.}$$
$$= C_{array} \left( \frac{2}{R_{2}} + \frac{C_{p1}}{R_{1}C_{array}} + \frac{C_{p2}R}{R_{1}R_{2}C_{array}} \right)$$
$$= C_{array} \left( \frac{2}{R_{2}} \right)$$
(18)

$$Q_3 = \frac{1}{R_1 R_2}$$
(19)

Substituting these values back in equation (13), we get

$$H_n(s) = \frac{C_{array}^2 s^2 + C_{array} \left(\frac{2}{R_2} - \frac{1}{R_1}\right) s + \frac{1}{R_1 R_2}}{C_{array}^2 s^2 + C_{array} \left(\frac{2}{R_2}\right) s + \frac{1}{R_1 R_2}}$$
(20)

This is similar to equation (3) which is a non-inverting configuration. Therefore, the discussion of transfer function in section 2 remains valid for non - ideal case also.

#### 3. Simulation Results

The performance of the proposed notch/all pass filter of Figure 3 is verified through SPICE simulation using 0.5  $\mu$ m CMOS technology parameters and power supply of  $\pm$  1.5V. The proposed notch filter is designed for  $f_0 = 80$  KHz. The resistance values are chosen as R1 = 2.1 k $\Omega$ , R2 = 4 k $\Omega$ , and R = 4 k $\Omega$ , the capacitance C array is taken as 1 nF. The magnitude and phase plots for H<sub>1</sub>(s) and H<sub>2</sub>(s) are plotted in Figures 4 and 5 respectively.

The proposed all pass filter operation is verified for  $f_0 = 80$ KHz. The component values R1, R2 and R are taken as 0.25 k $\Omega$ , 1 k $\Omega$  and 4 k $\Omega$  respectively. The capacitance is selected as 1nF. The magnitude and phase plots for H<sub>3</sub>(s) and H<sub>4</sub>(s) are placed in Figures 5 and 6 respectively. Figures 7 and 8 show the variation of phase of all pass



filters by choosing different switch settings (Table 2) in the capacitor array.

The all pass filter response is also obtained to check the effect of tolerance on all pass magnitude response. The number of runs is chosen as 20 and uniform deviation on resistors and capacitors are applied to the proposed all pass filter. Figure 9 shows the Monte Carlo SPICE simulation results for the gain of all pass filter for 100mV input.

#### Conclusion

A new realization of the OTRA based second order notch/ all pass filter is presented. The proposed filter uses two OTRAs, five resistors and two capacitors implemented as capacitor array. It uses switches to provide electronic tunability and both inverting and non inverting responses. SPICE simulation results are included which corroborates with the theoretical predictions. Simulations were verified



Table 2. Switch Settings in Capacitor Array

i-manager's Journal on Electronics Engineering, Vol. 6 • No. 2 • December 2015 - February 2016





through CMOS based implementation of the OTRA which runs on 1.5V DC power supply and is based on 0.5 submicron technology. The frequency of the designed filter is 80 KHz and comfortable values for passive components have been selected. Phase tuning of the all pass filter has been done through the toggling of different capacitors using a capacitor array. Effect of tolerance has also been demonstrated through Monte Carlo analysis. By toggling the value of R1 between 0.25 k $\Omega$  and 2.1 k $\Omega$ , we can extend the circuits capabilities to that of a second order all pass filter and a notch filter respectively.

### References

[1]. Cakir, C., Cam, U., and Cicekoglu, O., (2005). "Novel all pass filter configuration employing single OTRA". *IEEE Transactions on Circuits and Systems II: Express Briefs*, Vol.52, No. 3, pp. 122-125.

[2]. Cam, U., Kacar, F., Cicekoglu, O., Kuntman, H., and Kuntman, A. (2003). "Novel Grounded Parallel Immittance Simulator Topologies Employing Single OTRA". *AEU* -International Journal of Electronics and Communications, Vol. 57, No. 4, pp. 287-290.

[3]. Chang, C., Ko, Y., Guo, Z., Hou, C., and Horng, J. (2015). "Generation of Voltage-Mode OTRA-R/MOS-C LP, BP, HP, and BR Biquad Filter". *Wisconsin: IMCAS*'11. pp. 28-34.

[4]. Chen, J., Tsao, H., and Liu, S., (2001). "Voltage-mode MOSFET-C filters using operational transresistance amplifiers (OTRAs) with reduced parasitic capacitance effect". *IEEE Proceedings - Circuits, Devices And Systems*, Vol. 148, No. 5, pp. 242.

[5]. Chen, J., Tsao, H., Liu, S., and Chiu, W., (1995). "Parasitic-capacitance-insensitive current-mode filters using operational transresistance amplifiers". *IEEE Proceedings - Circuits, Devices And Systems*, Vol. 142, No. 3, 186.

[6]. Chien, H., (2014). "New Realizations of Single OTRA-Based Sinusoidal Oscillators". Active And Passive Electronic Components, 2014, pp. 1-12.

[7]. Gokcen, A., and Cam, U., (2009). "MOS-C single amplifier biquads using the operational transresistance amplifier". *AEU - International Journal of Electronics and Communications*, Vol. 63, No. 8, pp. 660-664.

[8]. Gokcen, A., Kilinc, S., and Cam, U., (2011). "Fully Integrated Universal Biquads Using Operational Transresistance Amplifiers With MOS-C Realization". *Turkish Journal Of Electrical Engineering And Computer* 

#### Sciences, Vol. 19, No. 3, pp. 363-372.

[9]. Kilinc, S., and Cam, U., (2005). "Cascadable allpass and notch filters employing single operational transresistance amplifier". Computers & Electrical Engineering, Vol. 31, No. 6, pp. 391-401.

[10]. Kilinc, S., Keskin, A., and Cam, U. (2007). "Cascadable Voltage-Mode Multifunction Biquad Employing Single OTRA". Frequenz, Vol. 61, pp. 3-4.

[11]. Lo, Y., Chien, H., and Chiu, H. (2009). "Current-input OTRA Schmitt trigger with dual hysteresis modes". Int. J. Circ. Theor. Appl., Vol. 38(7), pp. 739-746.

[12]. Mostafa, H., and Soliman, A., (2006). "A Modified CMOS Realization of the Operational Transresistance Amplifier (OTRA)". Frequenz, Vol. 60, pp. 3-4.

[13]. Pandey, R., Pandey, N., Paul, S., Singh, A., Sriram, B.,

and Trivedi, K. (2012). "Voltage Mode OTRA MOS-C Single Input Multi Output Biquadratic Universal Filter". AEEE, Vol. 10, No. 5.

[14]. Pandey, R., Pandey, N., Sriram, B., and Paul, S. (2012). "Single OTRA Based Analog Multiplier and Its Applications". ISRN Electronics, 2012, pp. 1-7.

[15]. Salama, K., and Soliman, A. (1999). "CMOS operational transresistance amplifier for analog signal processing". Microelectronics Journal, Vol. 30, No. 3, pp. 235-245.

[16]. Salama, K., and Soliman, A. (2000). "Novel oscillators using the operational transresistance amplifier". Microelectronics Journal, Vol. 31, No. 1, pp. 39-47.

#### ABOUT THE AUTHORS

Rashika Anurag is currently working as an Assiociate Professor in the Department of Electronics and CommunicationEngineering, JSSATE, Noida, India. She did her M.E (Electronics and Control) from BITS, Pilani, Rajasthan, India and B.Tech. (Electronics and Telecommunication) from Allahabad University, Allahabad, India. Her research interests include Analog Integrated Circuits and Micro electronics.

Neeta Pandey is currently working as an Assiociate Professor in the Department of Electronics and Communication Engineering, Delhi Technological University, India. She did her M.E. in Micro Electronics from Birla Institute of Technology and Sciences, Pilani and Ph.D. from Guru Gobind Singh Indraprastha University, Delhi. She is a life member of ISTE, IEEEWIE and senior member of IEEE, USA, and she has published papers in International, National Journals of repute and conferences. Her research interests are in Analog and Digital VLSI Design

Rohan Chandra is pursuing his B. Tech. in the Department of Electronics and Communication Engineering from Delhi Technological University, Delhi, India. His research interest includes Analog Signal Processing, Artificial Intelligence, Computer Vision and Robotics.

Rajeshwari Pandey is currently working as an Assiociate Professor in the Department of Electronics and Communication Engineering, Delhi Technological University, Delhi, India. She did her M.E (Electronics and Control) from BITS, Pilani, Rajasthan, India and Ph.D. from Faculty of Technology, Delhi University, India. Her research interests include Analog Integrated Circuits, and Micro Electronics. She has published papers in International, National Journals and Conferences. She is life member of IETE, ISTE and member of IEEE, IEEEWIE for 10 years.







