<article_id>JCS_V3_N4_RP2</article_id>
<title>Low Power and Area Efficient Architecture of Pulse Shaping FIR Filter For Digital Up Converter</title>
<author>Vinodhini I.</author>
<author>M. Thangavel</author>
<journal>Journal on Communication Engineering and Systems</journal>
<issn>2277-5242</issn>
<volume>3</volume>
<issue>4</issue>
<first_page>8</first_page>
<last_page>14</last_page>
<keywords>Reconfigurability, pulse shaping FIR filter, Carry Save Adder, Digital up converter</keywords>
<abstract>FIR filters are widely used in wireless mobile communication systems such as channel equalization, matched filtering, and pulse shaping, due to their stability and reconfigurability. In this paper, the pulse shaping FIR filter such as root-raised cosine filter is designed for multistandard digital up converter. The two bit binary common sub-expression based binary common sub-expression elimination algorithm is used to ignore the occurrences in identical bit pattern. The number of additions and multiplications are reduced using this technique. Carry save adder is used to generate the partial product which reduces the area and increases the speed. The area and speed of the filter design is synthesized and simulated using Xilinx ISE 12.1.</abstract>
<date>August - October 2014</date>
<copyright>Copyright &copy; 2014 i-manager publications. All rights reserved.</copyright>
<publisher>i-manager Publications</publisher>
<article_url>http://www.imanagerpublications.com/Article.aspx?ArticleId=3224</article_url>