JCIR_V3_N1_RP1
An Energy Efficient Tri State Buffer Logic Using Subthreshold Adiabatic
Bharathi M.
Journal on Circuits And Systems
2322–035X
3
1
1
4
Tristate Buffer, CMOS Logic, Adiabatic logic, Subthreshold Adiabatic Logic, HSPICE
Tristate buffer is used in many applications such as electronics, communications and microprocessor circuits where they allow many devices to be connected to the same wire or bus without damage or loss of information. Contention occurs, if multiple devices are connected to same data bus. In general, digital information can be sent either serially or in parallel. For example, in microprocessor, information can be sent through data high way buses which allow multiple Tristate buffers to be connected together without loss of information. In general, buffer not only provides isolation, but also used to provide current or voltage amplification to drive heavy loads. These Tristate buffer devices can be used as bidirectional switches, because they are constructed using MOSFETS. This paper provides an energy efficient tristate buffer which is implemented using static CMOS, adiabatic and two Subthreshold adiabatic in HSPICE using 0.18μm CMOS standard process technology. The results obtained in the paper is effective in terms of power and area.
December 2014 - February 2015
Copyright © 2015 i-manager publications. All rights reserved.
i-manager Publications
http://www.imanagerpublications.com/Article.aspx?ArticleId=3256