i-manager Publications

A Novel Design of Efficient Adaptive FIR Filter by using A1CSAS

B. Rajani*, T. Krishna Murthy**

* PG Scholar, Department of Electronics and Communication Engineering, Sree Vidyanikethan Engineering College, Tirupati, India.

** Assistant Professor, Department of Electronics and Communication Engineering, Sree Vidyanikethan Engineering College, Tirupati, India.

Periodicity:June - August'2016
DOI : https://doi.org/10.26634/jele.6.4.8088

Abstract

The Adaptive FIR filters plays an important role in Digital Signal Processing. This paper presents a Novel Design of efficient Adaptive FIR filters by using A1CSAS. Many of the devices are powered by batteries. Therefore, there is a need for an excellent compromise between performance and power consumption. Usually, either delay or power is prioritized in this paper. These requirements are conflicting normally; when one requirement is optimized the other is affected. The delay is reduced by using carry select adder with add one select block (A1CSAS) in the inner product of the Adaptive FIR filter. Adaptive FIR filters are performed by Distributed Arithmetic process because it is an easy and simple method. Inner products in the DA table are calculated by using Distributed Arithmetic process. The add one carry select adder (A1CSA) is replaced by the proposed A1CSAS in order to the reduce the delay, and time complexity and to improve the speed. A1CSAS is better than A1CSA in terms of LUT's and Delay. The main aim of the project is to maintain a simplicity construction and reduce LUT's and Delay. The simulation results are obtained by using Xilinx ISE 14.5 version tool.

Keywords

Adaptive FIR Filter, Distributed Arithmetic, DLMS, Four Point Inner Product, A1CSA, A1CSAS.

How to Cite this Article?

Rajani, B., and Murthy, T.K. (2016). A Novel Design of Efficient Adaptive FIR Filter by using A1CSAS. i-manager's Journal on Electronics Engineering, 6(4), 13-17. https://doi.org/10.26634/jele.6.4.8088

References

[1]. S. Ruth Joanna and A.V. Ananthalakshmi, (2015). “Design and Implementation of Efficient Adaptive FIR Filter Based on Distributed Arithmetic”. IEEE Conference, pp.19- 20.

[2]. Ashly Babu and Ajeesh A.V, (2015). “Distributed Arithmetic Formulation For Optimized Adaptive Filter Design”. International Journal of Science and Research in Electronics and Communication Engineering, Vol.4, No.2.

[3]. R. Santosh and K.V. Lalitha Bhavani, (2014). “Area Efficient Higher Order FIR Filter Design using Improved Distributed Arithmetic with Look Up Tables”. International Journal of Engineering and Advanced Technology, Vol.4, No.1.

[4]. S. A. White, (1989). “Applications of the distributed arithmetic to digital signal processing: A tutorial review”. IEEE ASSP Mag., Vol.6, No.3.

[5]. M. D.Meyer and P. Agrawal, (2013). “A modular pipelined implementation of a DLMS transversal adaptive filter”. in Proc.IEEE Int.Symp.Circuits Syst., Vol.9, No.3.

[6]. Ravi H Bailmare, SJ. Honale and Pravin V Kinge, (2014). “Design and Implementation of Adaptive FIR Filter using Systiloc Architecture”. in International Journal of Current Engineering and Technology, Vol.4, No.3.

[7]. G. Selvapriya, M. Mano, K. Rekhawathi Sri and S. Karthik, (2014). “High Throughput, Low Area, Low Power Distributed Arithmetic Formulation for Adaptive Filter”. International Journal of Innovative Research in Computer and Communication Engineering, Vol.2, No.1.

[8]. Sang Yoon Park and Pramod Kumar Meher, (2013). “Low-Power, High Throughput and Low-Area Adaptive FIR Filter Based On Distributed Arithmetic”. IEEE Transactions on Circuits and Systems-ii, Vol.60, No.6, pp.346-350.

[9]. S. Haykin and B. Widrow, (2003). Least-Mean-Square Adaptive Filters. Wiley- Interscience, Hoboken, NJ.

[10]. D. J. Allred, H. Yoo, V. Krishnan, W. Huang, and D. V. Anderson, (2005). “LMS adaptive filters using distributed arithmetic for high throughput”. IEEE Transactions on Circuits and Systems I: Regular Papers, Vol.52, No.7, pp.1327-1337.

[11]. Rui Guo and Linda S, Debrunner, (2011). “A Novel Adaptive Filter Implementation Scheme Using Distributed Arithmetic”. IEEE Conference, pp,160-164.

[12]. P.K. Meher and S.Y. Park, (2013). “Low-Power, High- Throughput, and Low-Area Adaptive FIR Filter Based on Distributed Arithmetic”. IEEE Transactions on Circuits and Systems, Vol.60, No.6.

[13]. Jucemar Monterio, Jose Luis Giintzel, and Luciano Agostini, (2011). “A1CSA: An Energy-Efficient Fast Adder Architecture for Cell-Based VLSI Design”. IEEE Conference, pp 442-445.

[14]. Oklobdzija, (2001). “High-speed VLSI arithmetic units: adders and multipliers”. In A.C Handrakasan, W. J. Bowhill and F. Fox, Eds. Design of High Performance Microprocessor Circuits, Piscataway, N.J.: IEEE Press, pp.181-204.

[15]. J.M. Rabaey, A. Chandrakasan, B. Nikolic, (2003). Digital Integrated Circuits: A Design Perspective, 2 ed., Upper Saddle River, N. J. : Prentice Hall, pp.559-586.

A Novel Design of Efficient Adaptive FIR Filter by using A1CSAS

Abstract

Keywords

How to Cite this Article?

References

If you have access to this article please login to view the article or kindly login to purchase the article

Purchase Instant Access

Options for accessing this content:

	North Americas,UK, Middle East,Europe		India	Rest of world
	USD	EUR	INR	USD-ROW
Pdf	35	35	200	20
Online	35	35	200	15
Pdf & Online	35	35	400	25