References
[I]. V. Kantabutra, A. G. Andreou, "A State Assignment
Approach to Asynchronous CMOS ClrcultDesign," /EEE
Trans. on Computers, vol 43, no, 4, I 994.
[2]. J. Bolster, G. Eckstein, R. Woilowski, "From STG to
extended burst mode machines," Proc. Of the 5~ Int.
Symp. On Advanced research In asynchronous Circu\ts
and Systems, Barcelona, 1999.
[3]. J. Bolster, G.Eckstein, R.Woiiowski "From STG to
Extended-Burst-Mode Machines," Proc. of the5th Int.
Symp. on Advanced Research In Asynchronous Clrcults
and Systems, Barcelona, 1999
[4]. unger, S. H., "Asynchronous Sequential Switching
Clrcuits," Wiley-/ntersience, NewYork, 1969
[5]. S.Chou and YLin, "Computer Telephony Integration
and Its applications," /EEE Communlcat/on., Surveys
Tutorials, vol, 3, no. 1, pp. 5869, First quarter 2000,
.
[6]. H. Dhooge, "The Communicating PC," /EEE
Communication Magazine, vol. 34, no. 4, pp. 3642, April
1996
[7]. J. Rinde, "Telephony In the year 2005," Computer
Networking, vol. 31, no. 3, pp. I 57- I 68, Feb, 1999,
,
[8]. K. A. Jaff, "Universal serial bus and the multimedia
Pc," I 996 . [oniine], Available:http://developer~intel
.corn/design/USB/papers/
[9]. G. Doumenis, V. Kaioudis and R Karmazin, "Next
generation telecommunication processors for ISDN/LAN
appilcations," Proc. EMMSEC'98 conf., Bordeaux,
France, pp,123-131, 28-3OSep, 1998
[ I 0]. V. Raghunathan, M. B. Srivastava, and R. K. Gupta,
"A survey of techniques for energy-efficient on-chip
communication," Proc. Deslgn Automat\on Conf.,
Anaheim, CA, pp~ 900905, 2-6 June 2003,
[ I I ]. L. Benin| and G . D. Michell, "Networks on chips: A
new SOC paradlgm," /EEE Computer., vol, 35, no.1, pp,
7078, Jan, 2002,
[ I 2]. B. Cordon, "An efficient bus architecture for system-
on-a-chip deslgn," Proc. 1999 Custom Integrated
Clrcu!ts Conf., Son Diego, California, USA, pp. 623626,
16-19 May 1999.
[ I 3]. J. A. Rowson and A. Sangiovanni-Vincenfelli,
"Interface based design," Proc. 1997 Deslgn Automatlon
Conf., Anaheim, California, USA, pp. 178183, 9-13 June
1997.
[14]. K. Lohiri, A. Raghunafhan and S.Dey, "system-level
performance analysis for designing on-chip
communication architectures," /EEE Trans. Compufer-
Aided Design, vol. 20, no. 6, pp. 768783, June 2001 ,
[15]. S. Narayanan and D. D. Gajski, "Interfacing
incompatible protocols using interface process
generation," Proc. 1995 Deslgn Automatlon Conf., Son
Francisco, California, USA, pp. 468473, 12- I 6 June 1995.
[ I 6]. P H. Chou, R. 8. Ortega and G. 8. 8orriello, "Interface
cosynfhesis techniques for embedded systems,"
Proc, 1995 Int. Conf. Computer-Alded Deslgn, Son Jose,
California, USA, pp. 280287, 5-9 Nov. 1995.
[17]. R. Passerone, J. A. Rowson and A. Sangiovanni-
Vincenfelli, "Automatic synthesis of interfaces between
incompatible profocols," Proc. 1998 Deslgn Automatlon
Conf~ , Son Francisco, California, USA, pp. 813, I 5-19 June
1998.
[ I 8]. K. Anjo, A. Okamura, T. Kajiwara, N. Mizushima, M.
Omori, and Y.Kuroda, "NECoBus: A high end SOC bus with
a portable and low latency wrapper based interface
mechanism," Proc.2002 Custom Integrated Clrcuits
Conf~, Orlando, Florida, USA, pp, 315318, 12-15 May
2002,
[19]. Alberto Martinez and Sures Vadhva, "Research
project USBlafency requirements and the effect of video
adapter PCI refry conditions on maintaining USB
streaming pipelines," State Unlverslty Sacramento
Department of Electrical and Electronics Engineering,
California, pp. 6-20, March 20, 1997
[20]. R Knudsen and J. Madsen, "Integrating
communication protocol selection with
hardware/soffware codesign," /EEE Trans. Computer-
Alded Deslgn of llntegrated Clrcults and Systems, vol.18,
no. 8, pp, 1077-1095, August 1999 ,
[2 I ]. Chung-Ping Young, M.J. Devaney, and Shyh-
Chyang, "Universal serial Bus enhances virtual Instrument
based distributed power monitoring" /EEE Trans.
Instrumentatlon and Measurements," vol~50, no. 6, pp.
1 692-1 697, December 2001
