Gated-VDD Based Single Ended SRAM Arrays

K. Neelima*, M. Bharathi**
*-** Assistant Professor, Department of ECE, Sree Vidyanikethan Engineering College, Tirupati, Andhra Pradesh, India.
Periodicity:March - May'2015
DOI : https://doi.org/10.26634/jcir.3.2.3411

Abstract

SRAM (Static Random Access Memory) is a type of semiconductor memory that operates on a principle of Bistable Latching to store a bit of information. As the size of CMOS technology scales down to deep submicron region, power dissipation becomes a major issue in the VLSI design. The leakage power becomes dominant due to the second order effects of the transistors in deep submicron region. The leakage power aids in considerable increase of the total power dissipation of the device. The existing SRAM cells at submicron region dissipate more power and become unstable inspite of applying low power techniques like multi-threshold logic, body biasing techniques, stacked structures etc. This paper concentrates on the design of stable single ended SRAM array using power gating technique. The designs are developed and analyzed for different nm technologies using Digital Schematic and Microwind Tools. By using same tools, the Gated VDD technique based SRAM is analyzed to reduce the leakage power. The reduction in voltage swing results in reduction of dynamic power dissipation. The SRAM arrays for 2x2 and 4x4 arrays were developed using both 5T (or single ended) and Gated VDD 5T SRAM cells. The power dissipation at 90nm technology is reduced by 35% and 55.3% for gated 2x2 and 4x4 SRAM arrays respectively, when compared to single ended 2x2 and 4x4 SRAM arrays.

Keywords

SRAM, power Gating Technique, single Ended SRAM cell.

How to Cite this Article?

Koppala, N., and Bharathi, M. (2015). Gated-VDD Based Single Ended SRAM Arrays. i-manager’s Journal on Circuits and Systems, 3(2), 19-25. https://doi.org/10.26634/jcir.3.2.3411

References

[1]. Neelima K and K.C. Lakshmi Narayana (2014). Design Of a Novel Gated 5T SRAM Cell with Low Power Dissipation in Active and Sleep Mode. i-manager's Journal on Circuits and Systems, 2(4) Sep-Nov, 2014 Print ISSN 2321-7502, EISSN 2322-035X, pp. 13-20.
[2]. P. Upadhyay, Prasanta Kundu, R. Kar, D. Mandal, S. P. Ghoshal, (2014). “A Novel 10T SRAM Cell with Low Power Dissipation in Active and Sleep Mode for Write Operation”, 2014 11th International Joint Conference on Computer Science and Software Engineering (JCSSE), pp. 206-211.
[3]. Priadarshini. A, Jagadesswari. M, (2013). “Low Power Reconfigurable FPGA based on SRAM”, 2013 International Conference on Computer Communication and Informatics (ICCCI), pp.1-6.
[4]. Andrea Calimera, Alberto Maci, Enrico Macii, Massimo Poncino, (2012). “Design Techniques and Architectures for Low-Leakage SRAMs”, IEEE Transactions on Circuits and systems - I, Vol.59, No.9, pp.1992- 2007.
[5]. A. Islam, M. Hasan, (2012). “Leakage Characterization of 10T SRAM Cell”, IEEE Transactions on Electron Devices, Vol.59, No.3, pp.631-638.
[6]. Sapna Singhl, Neha Arora, Neha Gupta, Meenakshi Suthar, (2012). “Leakage Reduction in Differential 10T SRAM Cell using Gated VDD Control Technique”, International Conference on Computing Electronics and Electrical Technologies, pp.610-614.
[7]. Hao Yan, Donghui Wang, Chaohuan Hou, (2011). “The Design of Low Leakage SRAM Cell with High SNM”, IEEE 9th International Conference on ASIC, pp.287-290.
[8]. N. H. E. Weste, D. Harris, A. Banerjee, (2005). "CMOS VLSI Design", Pearson Education, 3rd Edition, pp.55-57.
[9]. N. S. Kim, T. Austin, D. Baauw, T. Mudge, K. Flautner, J. Hu, M. Irwin, M. Kandemir, V. Narayanan, (2003). “Leakage Current: Moore's Law Meets Static Power”, IEEE International Journal of Computer, Vol.36, No.12, pp. 68-75.
[10]. V. Degalahal, N. Vijaykrishnan, M. Irwin, (2003). “Analyzing soft errors in leakage optimized SRAM design”, IEEE International Conference on VLSI Design, pp.227-233.
[11]. N. Azizi, A. Moshovos, F. Najm, (2002). “Low-Leakage Asymmetric-Cell SRAM”, International Symposium on Low Power Electronics and Design, pp.48-51.
[12]. S. Tang, S. Hsu, Y. Ye, J. Tschanz, D. Somasekhar, S. Narendra, S. L. Lu, R. Krishnamurthy, V. De, ( 2002). “Scaling of Stack Effect and its Application for Leakage Reduction”, Symposium on VLSI Circuits Digest of Technical Papers, pp.320-321.
[13]. K. Flautner, N. S. Kim, S. Martin, D. Blaauw, T. Mudge, (2002). “Drowsy Caches: Simple Techniques for Reducing Leakage Power”, International Symposium on Computer Architecture, pp.148-157.
[14]. H. Kim and K. Roy, (2002). “Dynamic Vth SRAMs for Low Leakage”, Proc. Int'l Symp. Low- Power Electronics and Design (ISLPED 02), ACM Press, pp. 251- 254.
[15]. M. Powell et al., (2000). “Gated-Vdd: A Circuit Technique to Reduce Leakage in Deep-Submicron Cache Memories,” Proc. Int'l Symp. Low-Power Electronics and Design (ISLPED 00), ACM Press, pp. 90-95.
[16]. F. Hamzaoglu, Y. Ye, A. Keshavarzi, K. Zhang, S. Narendra, S Borkar, M. Stan, and V. De, (2000). “Dual Vt -SRAM cells with full-swing single-ended bit line sensing for high- Performance on-chip cache in 0.13 _m technology generation,” in Proc. Int. Low Power Electronics and Design Symp., pp. 15–19.
[17]. S. Borkar, (1999). “Design challenges of technology scaling,” IEEE Micro, Vol. 19,No. 4, pp.23–29.
[18]. K. Nii, H. Makino, Y. Tujihashi, C. Morishima, Y. Hayakawa,H. Nunogami, T. Arakawa, H. Hamano, (1998). “A Low Power SRAM Using Auto-Backgate-Controlled MTCMOS”, International Symposium on Low Power Electronics and Design, pp.293-298.
If you have access to this article please login to view the article or kindly login to purchase the article

Purchase Instant Access

Single Article

North Americas,UK,
Middle East,Europe
India Rest of world
USD EUR INR USD-ROW
Pdf 35 35 200 20
Online 35 35 200 15
Pdf & Online 35 35 400 25

Options for accessing this content:
  • If you would like institutional access to this content, please recommend the title to your librarian.
    Library Recommendation Form
  • If you already have i-manager's user account: Login above and proceed to purchase the article.
  • New Users: Please register, then proceed to purchase the article.