References
[1]. Ankita Mandal, Vikas Mittal, (2012). “Review of
Architectures for Low Power and Reconfigurable FIR Filters”, International Journal of Computing and Corporate
Research, Vol.2, No.4, pp.256-264.
[2]. Anshika Rajolia and Maninder Kaur, (2013). “Finite
Impulse Response (FIR) Filter Design using Canonical
Signed Digits”, International Journal of Science and
Research, Vol.2, no.7, pp.268-273.
[3]. Baha Ali Nasir, (2014). “Efficient Programmable Finite
Impulse Response Filter Using Xilinx MAC FIR Filter for
Software Defined Radio”, International Journal of Recent
Technology and Engineering, Vol.2, No.6, pp.256-260.
[4]. Durairajaa, N. Joyprincy, J. and Palanisamy, M. (2013).
“Design of Low Power and Area Efficient Architecture for
Reconfigurable FIR Filter”, International Journal of Recent
Technology and Engineering, Vol.2, No.1, pp.308-316.
[5]. Indranil Hatai, Indrajit Chakrabarti, and Swapna
Banerjee, (2014). “An Efficient VLSI Architecture of a
Reconfigurable Pulse-Shaping FIR Interpolation Filter for
Multistandard DUC”, IEEE Transactions on Very Large Scale
Integration (VLSI) Systems, Vol.7, No.2, pp.1063-8210.
[6]. Jijina, G.O. and Ranganathan, V. (2014). “Low Power
Architecture for Reconfigurable Fir Filter for SDR”, World
Applied Sciences Journal, Vol.3, No.2, pp.164-168.
[7]. Mahesh, R. and Vinod, A.P. (2010). “New
Reconfigurable Architectures for Implementing FIR Filters
with Low Complexity”, IEEE Transactions on Computer-
Aided Design of Integrated Circuits and Systems, Vol.29,
No.2, pp.504-526.
[8]. Marcos Martínez-Peiro, Eduardo Boemo, I. and Lars
Wanhammar, (2002). “Design of High-Speed Multiplierless
Filters Using a Nonrecursive Signed Common
Subexpression Algorithm”, IEEE transactions on circuits and
systems-II, Vol.49, No.3, pp.356-369.
[9]. Mercedes Granda, Gustavo Ruiz, A. (2011). “Efficient
Canonic Signed Digit Recoding”, Microelectronics
Journal, Vol.5, No.7, pp.1090-1097.
[10]. Oscar Gustafsson, (2007). “Lower Bounds for Constant
Multiplication Problems”, IEEE transactions on circuits and
systems-II, Vol.54, No. 11,pp.956-964.
[11]. Pramod Kumar Meher, Shrutisagar Chandrasekaran,
and Abbes Amira, (2008). “FPGA Realization of FIR Filters by
Efficient and Flexible Systolization Using Distributed Arithmetic”, IEEE transactions on signal processing, Vol.56,
No.7,pp.754-758.
[12]. Rajendra Rewatkar, M. and Sanjay Badjate, L. (2014).
“Optimization of Multirate Polyphase Decimator using MCM
and Digit Serial Architecture”, International Journal of
Computer Science and Information Technologies, Vol.5,
pp. 3899-3906.
[13]. Sheng-Chieh Huang, Feng-Sung Yang, Chung-Wei
Ku, and Liang-Gee Chen, (2004). “Power-Efficient FIR Filter
Architecture Design for Wireless Embedded System”, IEEE
transactions on circuits and systems-II,Vol.51, No.1,pp.720- 726.
[14]. Shrikant Patel, (2013). “Design and Implementation
Of 31-Order FIR Low-Pass Filter Using Modified Distributed
Arithmetic based On FPGA”, International Journal of
Advanced Research in Electrical, Electronics and
Instrumentation Engineering, Vol.2, No.10, pp.650-656.
[15]. Thenmozhi, M. Kirthika, N. (2012). “Analysis of Efficient
Architectures for FIR Filters using Common Subexpression
Elimination Algorithm”, International Journal of Scientific &
Technology Research, Vol.1, No.4, pp.422-435.
