i-manager Publications

A Comparison of CNTFET Models through a Simulation Study of Digital Circuits

Roberto Marani*, Anna Gina Perri**

*Researcher, Institute of Intelligent Industrial Technologies and Systems for Advanced Manufacturing (STIIMA), National Research Council, Italy.

**Full Professor and Head of Electronic Devices Laboratory, Department of Electrical and Information Engineering, Polytechnic University of Bari, Bari, Italy.

Periodicity:December - February'2019
DOI : https://doi.org/10.26634/jele.9.2.15180

Abstract

In this paper, the authors present a simulation study in order to carry out static and dynamic analysis of CNTFET-based digital circuits, in the semi-empirical compact model for CNTFETs, which was already proposed with, both the quantum capacitance effects and the sub-threshold currents. To verify the validity of the obtained results, they are compared with those of the Stanford-Source Virtual Carbon Nanotube Field-Effect Transistor (VS-CNFET) model. This comparison is made through some simulations of digital circuits. In particular they have considered XOR gate, but emphasizing that the proposed procedure can be applied to any logic gate based on CNTFET. As regards the static conditions, the two models behave in a manner virtually identical, while, as regards the dynamic analysis, there is a remarkable differences between two models in terms of propagation delays and rise and fall times.

Keywords

Nanoelectronic Devices, Carbon Nanotube Field Effect Transistors, Modeling Device, Digital Circuits, Computer Aided Design

How to Cite this Article?

Marani,R.,Perri,A.G.(2019).A Comparison of CNTFET Models through a Simulation Study of Digital Circuits.i-manager’s Journal on Electronics Engineering,9(2),1-7. https://doi.org/10.26634/jele.9.2.15180

References

[1]. Datta, S. (1995). Cambridge Studies in Semiconductor Physics and Microelectronic Engineering, New York: Cambridge University Press.

[2]. Deng, J., & Wong, H-S P. (2007a). A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application—Part I: Model of the intrinsic channel region. IEEE Transactions on Electron Devices, 54(12), 3186-3194.

[3]. Deng, J., & Wong, H-S P. (2007b). A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application—Part II: Full device model and circuit performance benchmarking., IEEE Transactions on Electron Devices, 54(12), 3195-3205.

[4]. Gelao, G., Marani, R., Diana, R., & Perri, A. G. (2011). A semi-empirical SPICE model for n-type conventional CNTFETS. IEEE Trans. on Nanotechnology,10(3), 506-512.

[5]. Gelao, G., Marani, R., Pizzulli, L., & Perri, A. G. (2015a). A model to improve analysis of CNTFET logic gates in Verilog-A - Part I: static analysis. Current Nanoscience, 11(4), 515-526.

[6]. Gelao, G., Marani, R., Pizzulli, L., & Perri, A. G. (2015b). A model to improve analysis of CNTFET logic gates in Verilog-A - Part II: dynamic analysis. Current Nanoscience, 11, (6), 770-783.

[7]. Javey, A., Guo, J., Wang, Q., Lundstrom, M., & Dai (2003). Ballistic carbon nanotube field-effect transistors. Nature, 424, 654.

[8]. Javey, A., Kim, H., Brink, M., Wang, Q., Ural, A., Guo, J...., & Dai, M. (2002). High–K dielectrics for advanced carbon nanotube transistors and logic gates. Nature Materials, 1, 241-246.

[9]. Lee, C-S., Pop, E., Franklin, A D., Haensch, W., & Wong, H-S. P. (2015a). A compact virtual-source model for carbon nanotube field-effect transistors in the sub-10-nm regime-Part I: Intrinsic elements. IEEE Transactions on Electron Devices, 62(9), 3061-3069.

[10]. Lee, C-S., Pop, E., Franklin, A. D., Haensch, W., & Wong, H-S P. (2015b). A compact virtual-source model for carbon nanotube field-effect transistors in the sub-10-nm regime-Part II: Extrinsic elements, per formance assessment, and design optimization. IEEE Transactions on Electron Devices, 62(9), 3070-3078.

[11]. Marani, R., Gelao, G., & Perri, A. G. (2012). Comparison of ABM SPICE library with Verilog-A for compact CNTFET model implementation. Current Nanoscience, 8(4), 556-565.

[12]. Marani, R., Gelao, G., & Perri, A. G. (2013). Modeling of carbon nanotube field effect transistors oriented to SPICE software for A/D circuit design. Microelectronics Journal, 44(1),33-39.

[13]. Marani, R., Perri, & A. G. (2011). A compact, semiempirical model of carbon nanotube field effect transistors oriented to simulation software. Current Nanoscience, 7(2), 245-253.

[14]. Marani, R., & Perri, A. G. (2012). A DC model of carbon nanotube field effect transistor for CAD applications. International Journal of Electronics, 99(3), 427-444.

[15]. Marani, R., & Perri, A. G. (2016a). Analysis of CNTFETs operating in subthreshold region for low power digital applications. ECS Journal of Solid State Science and Technology, 5(2), M1-M4.

[16]. Marani, R., & Perri, A G. (2016b). A de-embedding procedure to determine the equivalent circuit parameters of RF CNTFETs. ECS Journal of Solid State Science and Technology, 5(5), M31-M34.

[17]. Marani R., & Perri A. G. (2016c). A simulation study of analogue and logic circuits with CNTFETs. ECS Journal of Solid State Science and Technology, 5(6), M38-M43.

[18]. Marani R., & Perri A. G. (2017). A simulation study of basic digital circuits using Molecular Diodes. i-manager's Journal on Electronics Engineering, 7(3), 1-10.

[19]. Naderi, A., Noorbakhsh, S. M., & Elahipanah, H. (2012). Temperature dependence of electrical characteristic of carbon nanotube field effect transistors: A quantum simulation study. Journal of Nanomaterials, 1- 7.

[20]. Perri, A. G. (2009). Fondamenti di Elettronica, Progedit editor, Bari, Italy.

[21]. Perri, A. G., & Marani, R. (2017). CNTFET Electronics: Design Principles. Progedit Editor, Bari, Italy.

[22]. Raychowdhury, A, Mukhopadhyay, S., & Roy, K. (2004). A circuit-compatible model of ballistic carbon nanotube field-effect transistors. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 23(10), 1411-1420.

[23]. Verilog-AMS Language Reference Manual. (2014). Version 2.2.

	North Americas,UK, Middle East,Europe		India	Rest of world
	USD	EUR	INR	USD-ROW
Pdf	35	35	200	20
Online	35	35	200	15
Pdf & Online	35	35	400	25

A Comparison of CNTFET Models through a Simulation Study of Digital Circuits

Abstract

Keywords

How to Cite this Article?

References

If you have access to this article please login to view the article or kindly login to purchase the article

Purchase Instant Access

Options for accessing this content: