i-manager Publications

FPGA Implementation of Reversible High-Speed Carry Skip Adder and Carry Skip BCD Adder

K. Rajesh *, G. Umamaheswara Reddy**

* Research Scholar, Department of Electronics and Communication Engineering, Sri Venkateswara University, Tirupati, Andhra Pradesh, India.

** Professor, Department of Electronics and Communication Engineering, Sri Venkateswara University, Tirupati, Andhra Pradesh, India.

Periodicity:December - February'2018
DOI : https://doi.org/10.26634/jcir.6.1.14496

Abstract

One of the most promising and emerging technologies in the low power VLSI is reversible logic computing, which has found its voluminous applications in nanotechnology, Quantum computing (Feynman,1986), and Quantum Dot Cellular Automata (QCA). This study presents high-speed reversible carry skip adder and carry skip BCD adder. The performance analyses of proposed architectures are mainly focused on the delay and almost all the previous existing designs are not concentrated on the delay. In this paper, both the proposed design architectures are highly optimized in terms of delay. The complete simulation and synthesis process is carried out by using the Xilinx ISE 14.7 and it is dumped on the FPGA Spartan-6.

Keywords

Reversible Logic, Quantum Computing, Binary Coded Decimal (BCD), Quantum Dot Cellular Automata (QCA).

How to Cite this Article?

Rajesh, K., and Reddy, G. U. (2018). FPGA Implementation of Reversible High-Speed Carry Skip Adder and Carry Skip BCD Adder. i-manager’s Journal on Circuits and Systems, 6(1), 14-19. https://doi.org/10.26634/jcir.6.1.14496

References

[1]. Ali, M. D. B., Rahman, M. D. S., & Parvin, T. (2012). Optimized design of carry skip BCD adder using new FSNG reversible logic gates. IJCSI Int. J. Comput. Sci., 9(4), 424-431.

[2]. Babu, H. M. H., & Chowdhury, A. R. (2005). Design of a reversible binary coded decimal adder by using reversible 4-bit parallel adder. In VLSI Design, 2005. 18^th International Conference on (pp. 255-260). IEEE

[3]. Bennett, C. H. (1973). Logical reversibility of computation. IBM Journal of Research and Development, 17(6), 525-532.

[4]. Bhagyalakshmi, H. R., & Venkatesha, M. K. (2011). Optimized design of BCD adder and Carry skip BCD adder using reversible logic gates. International Journal on Computer Science and Engineering, 3(4), 1439-1449.

[5]. Biswas, A. K., Hasan, M. M., Hasan, M., Chowdhury, A. R., & Babu, H. M. H. (2008). A novel approach to design BCD adder and Carry Skip BCD adder. In VLSI Design, 2008. VLSID 2008. 21^stInternational Conference on (pp. 566- 571). IEEE.

[6]. Biswas, A. K., Hasan, M. M., Hasan, M., Chowdhury, A. R., & Babu, H. M. H. (2008). A novel approach to design BCD adder and Carry Skip BCD adder. In VLSI Design, 2008. st VLSID 2008. 21^st International Conference on (pp. 566- 571). IEEE.

[7]. Bruce, J. W., Thornton, M. A., Shivakumaraiah, L., Kokate, P. S., & Li, X. (2002). Efficient adder circuits based on a conservative reversible logic gate. In VLSI, 2002. Proceedings. IEEE Computer Society Annual Symposium on (pp. 83-88). IEEE.

[8]. Devi, N. S., Prasad, B. S., & Sravani, N. (2015). Effective Design and Implementation of Reversible BCD Adder. International Journal of Advanced Technology and Research Innovative, 7(15), 2994-2998.

[9]. Feynman, R. P. (1986). Quantum mechanical computers. Foundations of Physics, 16(6), 507-531.

[10]. Fredkin, E., & Toffoli, T. (1982). Conservative logic. International Journal of Theoretical Physics, 21(3-4), 219- 253.

[11]. Islam, M. S., Rahman, M. M., Begum, Z., & Hafiz, M. Z. (2009). Fault tolerant reversible logic synthesis: Carry lookahead and carr y-skip adders. In Advances in Computational Tools for Engineering Applications, 2009. ACTEA'09. International Conference on (pp. 396-401). IEEE.

[12]. Islam, M., & Begum, Z. (2010). Reversible logic synthesis of fault tolerant carry skip BCD adder. arXiv preprint arXiv:1008.3288, 32(2), 234-250

[13]. Lala, P. K., Parkerson, J. P., & Chakraborty, P. (2010). Adder designs using reversible logic gates. WSEAS Transactions on Circuits and Systems, 9(6), 369-378.

[14]. Peres, A. (1985). Reversible logic and quantum computers. Physical Review A, 32(6), 3266-3276.

[15]. Rajesh, K., & Tatajee, D. A. (2012). An optimized BCD adder using reversible logic gates. International Journal of Modern Engineering Research, 2(6), 4527-4531

[16]. Thapliyal, H., Kotiyal, S., & Srinivas, M. B. (2006, January). Novel BCD adders and their reversible logic implementation for IEEE 754r format. In VLSI Design held jointly with 5^th International Conference on Embedded Systems Design, 19^th International Conference on (pp. 6). IEEE.

	North Americas,UK, Middle East,Europe		India	Rest of world
	USD	EUR	INR	USD-ROW
Pdf	35	35	200	20
Online	35	35	200	15
Pdf & Online	35	35	400	25

FPGA Implementation of Reversible High-Speed Carry Skip Adder and Carry Skip BCD Adder

Abstract

Keywords

How to Cite this Article?

References

If you have access to this article please login to view the article or kindly login to purchase the article

Purchase Instant Access

Options for accessing this content: