References
[1]. Ban, T., & de Barros Naviner, L. A. (2010). A simple faulttolerant
digital voter circuit in TMR nano architectures. In
t h NEWCAS Conference (NEWCAS), 2010 8 IEEE
International (pp. 269-272). IEEE.
[2]. Calin, T., Nicolaidis, M., & Velazco, R. (1996). Upset
hardened memor y design for submicron CMOS
technology. IEEE Transactions on Nuclear Science, 43(6),
2874-2878.
[3]. Fazeli, M., Patooghy, A., Miremadi, S. G., & Ejlali, A.
(2007). Feedback redundancy: A power efficient SEUtolerant
latch design for deep sub-micron technologies.
In Dependable Syste`ms and Networks, 2007. DSN'07.
th 37 Annual IEEE/IFIP International Conference on (pp.
276-285). IEEE.
[4]. Nan, H., & Choi, K. (2012). High performance, low
cost, and robust soft error tolerant latch designs for
nanoscale CMOS technology. IEEE Transactions on
Circuits and Systems I: Regular Papers, 59(7), 1445-1457.
[5]. Nicolaidis, M. (2005). Design for soft error mitigation.
IEEE Transactions on Device and Materials Reliability, 5(3),
405-418.
[6]. Omaña, M., Rossi, D., & Metra, C. (2007). Latch
susceptibility to transient faults and new hardening
approach. IEEE Transactions on Computers, 56(9).
[7]. Qi, C., Xiao, L., Guo, J., & Wang, T. (2015). Low cost
and highly reliable radiation hardened latch design in 65
nm CMOS technology. Microelectronics Reliability, 55(6),
863-872.
[8]. Rajaei, R., Tabandeh, M., & Fazeli, M. (2015). Single
event multiple upset (SEMU) tolerant latch designs in presence of process and temperature variations. Journal
of Circuits, Systems and Computers, 24(01), 1550007.
[9]. Rajaei, R., Tabandeh, M., & Rashidian, B. (2011).
Single event upset immune latch circuit design using Cth
element. In ASIC (ASICON), 2011 IEEE 9 International
Conference on (pp. 252-255). IEEE.
[10]. Ratti, L. (2013). Ionizing radiation effects in
electronic devices and circuits. INFN Laboratori Nazionali
di Legnaro, National Course in Detectors and Electronics
for High Energy Physics, Astrophysics, Space Applications
and Medical Physics.
[11]. Sasaki, Y., Namba, K., & Ito, H. (2006). Soft error
masking circuit and latch using Schmitt trigger circuit. In
Defect and Fault Tolerance in VLSI Systems, 2006. DFT'06.
st 21 IEEE International Symposium on (pp. 327-335). IEEE.
[12]. Stabile, A., Liberali, V., & Calligaro, C. (2008). Design
of a rad-hard library of digital cells for space applications.
In ICECS: IEEE International Conference on Electronics,
Circuits and Systems (pp. 149-152). Institute of Electrical
and Electronics Engineers.
[13]. Watkins, A., & Tragoudas, S. (2017). Radiation
Hardened Latch Designs for Double and Triple Node
Upsets. IEEE Transactions on Emerging Topics in
Computing.
[14]. Yan, A., Huang, Z., Fang, X., Ouyang, Y., & Deng, H.
(2017). Single event double-upset fully immune and
transient pulse filterable latch design for nanoscale
CMOS. Microelectronics Journal, 61, 43-50.
