References
[1]. Arora, N.D., and Song, L. (2004), Modeling and
characterization of on-chip inductance for high speed vlsi
design, Retrieved January 13 , 2010, from NSTI website:
http://www.nrc.org /publications/Nanotech/ 2004/pdf/B2-
20.pdf, 2, pp.80-85.
[2]. Banerjee, K., and Mehrotra, A. (2001), Analysis of onchip
inductance effects using a novel performance
optimization methodology for distributed rlc interconnects,
Proceedings of the 38th Annual Design Automation
Conference, pp.798 – 803, Las Vegas, Nevada, USA.
[3]. Bogatin, E. (2004), Signal Integrity – Simplified, Upper
Saddle River, NJ: Prentice Hall.
[4]. Cao, Y., Huang, X., Chang, N.H., Lin, S., Nakagawa,
O.S., Xie, W., Sylvester, D., and Hu, C. (2002), Effective onchip
inductance modeling for multiple signal lines and
application to repeater Insertion, IEEE Transactions on Very
Large Scale Integration Systems (TVLSI),10(6), pp-799-805.
[5]. Chen, T. (2005), On the Impact of on-chip inductance
on signal nets under the influence of power grid noise, IEEE
Transactions on Very Large Scale Integration Systems
(TVLSI), 13(3), pp.339–348.
[6]. Das, S., Agarwal, K., Blaauw, D. and Sylvester, D.
(2003), Optimal inductance for on- chiprlc
interconnections, Proceedings of the 21st International
Conference on Computer Design, pp.264.
[7]. Eireiner, M., Henzler, S., Zhang, X., Berthold, J., and
Schmitt-Landsiedel, D. (2008), Impact of on-chip
inductance on power supply integrity, Advances in Radio
Science, 6, pp.227-232.
[8]. Fan, J. (2007), Process variation-aware interconnect
simulation and optimization in VLSI design. Ph.D. Thesis,
University of California, Riverside, CA.
[9]. Ismail, Y. (2002), On-chip inductance cons and pros,
IEEE Transactions on Very Large Scale Integration Systems
(TVLSI), 10(6), pp.685-694.
[10]. Ismail, Y., Friedman, E.G., and Neves, J.L. (2001),
Exploiting the on-chip Inductance in high-speed clock
distribution networks, IEEE Transactions on Very Large Scale
Integration Systems (TVLSI), 9(6), pp.963-973.
[11]. Ismail, Y., Friedman, E.G., and Neves, J.L. (2002), Inductance Effects in RLC Trees, IEEE Journal of Circuits,
Systems, and Computers (JCSC), 11(3), pp. 305-321.
[12]. Johnson, H.W., and Graham, M. (1993), High-speed
digital design: a handbook of black magic, Englewood
Cliffs, NJ: Prentice-Hall.
[13]. Leferink, F.B.J., and Van Doom, M. (1993), Inductance
of printed circuit board ground planes, IEEE Symposium on
EMC, pp.327-329.
[14]. Massoud, Y., and Ismail, Y (2001), Grasping the
impact of on-chip inductance, IEEE Circuits and Devices
Magazine, 17(4), pp.14-21.
[15]. Mezhiba, A.V., and Friedman, E.G. (2002), Properties
of on-chip inductive current loops, Great Lakes Symposium
on VLSI, pp.12-17.
[16]. Popovich, M., Mezhiba, A., and Friedman, E.G.
(2008), Power distribution networks with on-chip
decoupling capacitors, New York, NY: Springer.
[17]. Qi, X., Kleveland, B., Yu, Z., Wong, S., Dutton, R., and Young, T. (2000), On-chip inductance modeling of VLSI
interconnects, IEEE International Solid-State Circuits
Conference, pp.172-173.
[18]. Rabaey, J.M., Chandrakasan, A., and Nikolic', N.
(2003), Digital integrated circuits: a design perspective (2
ed.), Upper Saddle River, NJ: Prentice Hall.
[19]. Restle, P.J., Jenkins, K.A., Deutsch, A., and Cook, P.W.
(1998), Measurement and modeling of on-chip
transmission line effects in a 400 MHz microprocessor, IEEE
Journal of Solid-State Circuits, 33(4), pp.662-665.
[20]. Smith, L.D., Anderson, R., and Roy, T (2001), Power
plane spice models and simulated performance for
materials and geometries, IEEE Transactions on Advanced
Packaging, 24(3), pp.277–287.
[21]. Srivastava, N., Qi, X., and Banerjee, K. (2005), Impact
of on-chip inductance on power distribution network
design for nanometer scale integrated circuits,
Proceedings of the Sixth International Symposium on
Quality Electronic Design, pp.346-351.
